

T INCH-POUND

MIL-M-38510/291A
12 September 1988
SUPERSEDING
MIL-M-38510/291
25 July 1985

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, CMOS
16,384-BIT STATIC RANDOM ACCESS MEMORY (RAM)
MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification covers the detail requirements for monolithic silicon, CMOS, 16,384-bit static random access memory microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assured (RHA) products are reflected in the complete part number.

1.2 Part number. The complete part number shall be in accordance with MIL-M-38510.

1.2.1 Device types. The device types shall be as shown in the following:

<u>Device type</u>	<u>Circuit organization</u>	<u>Access time</u>
01	2,048 words/8 bits	150 ns
02	2,048 words/8 bits	210 ns (synchronous)
03	16,384 words/1 bit	85 ns
04	2,048 words/8 bits	90 ns
05	2,048 words/8 bits	200 ns
06	16,384 words/1 bit	45 ns
07 (RHA)	16,384 words/1 bit	150 ns
08 (RHA)	16,384 words/1 bit	175 ns
09	16,384 words/1 bit	70 ns
10	2,048 words/8 bits	70 ns

1.2.2 Device class. The device class shall be the product assurance level as defined in MIL-M-38510.

1.2.3 Case outlines. The case outlines shall be designated as follows:

<u>Outline letter</u>	<u>Case outline (see MIL-M-38510, appendix C)</u>
J	D-3 (24-lead, 1.290" x .610" x .225"), dual-in-line package
R	D-8 (20-lead, 1.060" x .310" x .200"), dual-in-line package
X	C-12 (32-terminal, .560" x .458" x .120" maximum), leadless chip carrier package
Y	C-13 (20-terminal, .440" x .305" x .120" maximum), leadless chip carrier package
Z	F-6A (24-lead, .640" x .420" x .115" maximum) flat package

1.2.4 RHA level. Radiation hardness levels shall be as defined in MIL-M-38510.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center, RBE-2, Griffiss AFB, NY 13441-5700, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

AMSC N/A

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

FSC 5962

1.3 Absolute maximum ratings (device types 01 through 10).

Supply voltage range (V_{CC} - V_{SS})	-0.3 V dc to +7.0 V dc
Input voltage range	(V_{SS} -0.3 V) $\leq V_I \leq (V_{CC} +0.3 V)$
Storage temperature range	-65°C to +150°C
Maximum dc output current	50 mA
Maximum power dissipation (P_D)	1 W
Lead temperature (soldering, 5 seconds)	+270°C
Junction temperature (T_J) ^{1/}	+150°C
Thermal resistance, junction-to-case (θ_{JC}) ^{2/} :	
Cases J, R, and Z	See MIL-M-38510, appendix C
Cases X and Y	14°C/W

1.4 Recommended operating conditions.**Supply voltages:**

V_{CCDR} (data retention supply voltage):	
Device types 01 through 06 and device types 09 and 10	2.0 V dc
Device types 07 and 08	3.0 V dc
V_{CC}	4.5 V dc minimum to 5.5 V dc maximum
V_{SS}	0 V dc
High level input voltage (V_{IH}) (all inputs):	
Device types 01, 03 through 06 and device types 09 and 10	V_{CC} -2.3 V to V_{CC} +0.3 V
Device type 02	V_{CC} -2.1 V to V_{CC} +0.3 V
Device type 07	V_{CC} -1.5 V to V_{CC} +0.3 V
Device type 08	2.3 V to V_{CC} +0.3 V
Low level input voltage (V_{IL}) (all inputs):	
All device types	V_{SS} -0.3 V to +0.8 V
Case operating temperature range (T_C)	-55°C to +125°C

2. APPLICABLE DOCUMENTS**2.1 Government documents.**

2.1.1 Specification and standard. The following specification and standard, form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents shall be those listed in the issue of the Department of Defense Index of Specifications and Standards and supplement thereto, cited in the solicitation.

SPECIFICATION**MILITARY**

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD**MILITARY**

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 1/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
2/ When a thermal resistance value is included in MIL-M-38510, appendix C, it shall supersede the value stated herein.

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein (except for associated detail specifications, specification sheets, or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Detail specification. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein. Die bonding may be performed using conductive silver paste or other epoxy. However, upon implementation of test method 5011 of MIL-STD-883, all epoxies must be qualified to this test method. Laser scribing shall be allowed only for SOS technology product and only to the backside of the wafer.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Block diagrams. The block diagrams shall be as specified on figure 2.

3.2.3 Schematic circuits. The schematic circuits shall be submitted to the preparing activity prior to inclusion of a manufacturer's device in this specification and shall be submitted to the qualifying activity as a prerequisite for qualification. All qualified manufacturers' schematics shall be maintained and available upon request.

3.2.4 Truth tables. The truth tables shall be as specified on figure 3.

3.2.5 Functional tests. The functional tests used to test this device are contained in the appendix. If the test patterns cannot be implemented due to test equipment limitations, alternate test patterns to accomplish the same results shall be submitted to the qualifying activity for approval.

3.2.6 Case outlines. The case outlines shall be as specified in 1.2.3.

3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 and 6.4 herein.

3.4 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range.

3.4.1 Post-irradiation performance characteristics. The electrical performance characteristics of the RHA devices at the RHA level are as specified in table I and apply at an ambient temperature of +25°C ±5°C.

3.5 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.6 Marking. Marking shall be in accordance with MIL-M-38510.

3.6.1 Serialization. All class S devices shall be serialized in accordance with MIL-M-38510.

TABLE I. Electrical performance characteristics (device types 01 through 06 and device types 09 and 10).

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} \leq T_C \leq +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit	
				Min	Max		
Operating supply current	I_{CC1}	Addresses cycling $f = 1 \text{ MHz}$ $CE = V_{IL}$, $I_0 = 0$ (outputs are open)	01, 04, 05, 10 02 03, 09 06	70	mA	mA	
				10			
				50			
Standby supply current	I_{CC2}	Addresses stable $CE = V_{CC} - 0.3 \text{ V}$, $I_0 = 0$	01, 02, 03, 04, 05, 09, 10 03, 09	100	μA	μA	
				5			
	I_{CC3}	Address stable $CE = V_{IH}$, $I_0 = 0$	01, 04, 05, 06, 10	10			
Data retention supply current	I_{CC4}	$V_{CC} = 2.0 \text{ V}$, $I_0 = 0$ $CE = V_{CC} - 0.3 \text{ V}$	01, 02, 03, 04, 05, 09, 10	50	μA	μA	
Low level output voltage	V_{OL}	$V_{CC} = 4.5 \text{ V}$	$I_{OL} = 4.0 \text{ mA}$ $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 8.0 \text{ mA}$	01, 04, 05, 06 10	0.4	V	
				02	0.4		
				03, 09	0.4		
High level output voltage	V_{OH}	$V_{CC} = 4.5 \text{ V}$	$I_{OH} = -1.0 \text{ mA}$ $I_{OH} = -4.0 \text{ mA}$	01, 02, 04, 05, 06, 10	2.4	V	
				03, 09	2.4		
Input leakage current	I_{IL}	$V_{IN} = \text{GND}$	01, 04, 05, 10 02, 03, 09 06	-1	1	μA	
	I_{IH}	$V_{IN} = 5.5 \text{ V}$		-1	1		
				-10	10		
High impedance output leakage current	I_{OLZ}	$V_{OUT} = \text{GND}$	01, 03, 04, 05, 09, 10 02 06	-1	1	μA	
	I_{OHZ}	$V_{OUT} = 5.5 \text{ V}$		-1	1		
				-20	20		
Input capacitance	C_1	$T_C = +25^\circ\text{C}$, $V_{CC} = \text{GND}$ $V_{IN} = \text{GND}$, $f = 1 \text{ MHz}$	01, 03, 04, 05, 06, 09, 10 02	10	pF	pF	
				12			

TABLE I. Electrical performance characteristics (device types 01 through 06 and device types 09 and 10) - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Output capacitance	C_0	$T_C = +25^\circ\text{C}$, $V_{CC} = \text{GND}$ $V_{IN} = \text{GND}$, $f = 1 \text{ MHz}$	01, 03, 04, 05, 06, 09, 10 02	12	14	pF
Read or write cycle time	t_{AVAV}	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ See figure 5	01 03 04 05 06 09 10	150 85 90 200 45 70 70		ns
Address access time	t_{AVQV}		01 02 03 04 05 06 09 10	150 200 85 90 200 45 70 70		ns
Chip enable access time	t_{ELQV}		01 02 03 04 05 06 09 10	150 200 85 90 200 45 70 70		ns
Chip disable to output disable time	t_{EHQZ}		01, 04 02 03 05 06 09 10	50 80 40 60 25 40 40		ns
Output hold after address change	t_{AVQX}		01, 05 06 03, 04, 09, 10	0 3 5		ns
Chip enable to output active	t_{ELQX}		01, 05 02 06 03, 04, 09, 10	0 10 3 5		ns

TABLE I. Electrical performance characteristics (device types 01 through 06 and device types 09 and 10) - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Write pulse width	t_{WLWH}	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ See figure 5	01	90		ns
			02	1200		
			03	45		
			04	55		
			05	1120		
			06	30		
			09	40		
			10	40		
Chip enable to end-of-write	t_{ELWH}		01	90		ns
			02	1200		
			03	65		
			04	55		
			05	1120		
			06	35		
			09	55		
			10	45		
Data setup to end-of-write	t_{DVWH}		01	50		ns
			02	80		
			03	35		
			04	30		
			05	70		
			06	25		
			09	30		
			10	30		
Data hold after end-of-write	t_{WHDX}		01,04,05	15		ns
			02	10		
			03,09	0		
			06	5		
			10	10		
Address setup before write low	t_{AVWL}		01,04,05, 10	10		ns
			06	5		
			03,09	0		
Address setup to end-of-write	t_{AVWH}		01	120		ns
			03	65		
			04	80		
			05	140		
			06	35		
			09	55		
			10	50		
Write recovery time	t_{WHAX}		01,04,05, 10	10		ns
			06	5		
			03,09	0		

TABLE I. Electrical performance characteristics (device types 01 through 06 and device types 09 and 10) - Continued.

Test	Symbol	Conditions $V_{SS} = 0$ V, $V_{CC} = 5.5$ V $-55^\circ C < T_C < +125^\circ C$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Output enable access time	t _{OLQV}	$V_{CC} = 4.5$ V to 5.5 V See figure 5	01		75	ns
			02		80	
			04		65	
			05		100	
			10		50	
Output enable to output active	t _{OLQX}		01,04,05	0		ns
			02	10		
			10	5		
Output enable to output active	t _{OHQZ}		01,05		60	ns
			02		80	
			04		40	
			10		35	
Address to chip enable setup time	t _{AVEL}		02	0		ns
Address to chip enable hold time	t _{ELAX}		02	50		ns
Chip enable pulse negative width	t _{ELEH}		02	200		ns
Chip enable pulse positive width	t _{EHET}		02	80		ns
Write enable pulse setup time	t _{WLEH}		02	200		ns
Read or write cycle time	t _{TEEL}		02	280		ns

TABLE I. Electrical performance characteristics (device types 07 and 08).

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Low level output voltage	V_{OL}	$V_{CC} = 4.5 \text{ V}$; $I_{OL} = 5.0 \text{ mA}$	07 08		0.4 0.4	V
High level output voltage	V_{OH}	$V_{CC} = 4.5 \text{ V}$; $I_{OH} = -5.0 \text{ mA}$	07 08	4.0 4.0		V
Input leakage current	I_{IH}	$V_{CC} = 5.5 \text{ V}$; $V_{IN} = 5.5 \text{ V}$	07 08		1.0 1.0	μA
Input leakage current	I_{IL}	$V_{CC} = 5.5 \text{ V}$; $V_{IN} = \text{GND}$	07 08		-1.0 -1.0	μA
High impedance output leakage	I_{OHZ}	$V_{CC} = 5.5 \text{ V}$	07 08		10.0 10.0	μA
High impedance	I_{OLZ}	$V_{CC} = 5.5 \text{ V}$	07 08		-10.0 -10.0	μA
Standby supply	I_{CC}	$V_{CC} = 5.5 \text{ V}$	07 08		200 5	μA mA
Data retention supply voltage	V_{CCDR}	$V_{CC} = 3.0 \text{ V}$ minimum (see power down test in table III)	07 08	3.0 3.0		V
Operating current	I_{CCOP}	$T_C = +25^\circ\text{C}$, $V_{CC} = 5.5 \text{ V}$ $f = 1 \text{ MHz}$	07 08		6 6	mA
Data retention quiescent supply current	I_{CCDR}	$V_{CC} = 3.0 \text{ V}$; $I_O = 0$; $V_I = V_{CC}$ or GND	07 08		100 100	μA
Input capacitance	C_i	$V_{CC} = 5.5 \text{ V}$; $V_{IN} = V_{CC}$ or GND $f = 1 \text{ MHz}$	07 08		8 8	pF
Address access time	t_{AVQV}	See table III	07 08		150 175	ns
Chip enable access	t_{ELQV}		07 08		150 175	ns
Read cycle time	t_{AVAV}		07 08	150 175		ns
Chip enable output time	t_{ELQX}		07 08	20 40		ns

TABLE I. Electrical performance characteristics (device types 07 and 08) - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Chip enable output disable	t_{EHQZ} <u>1/</u>	See table III	07 08	25 50	ns	
Chip enable pulse negative width	t_{ELEH}		07 08	100 125	ns	
Chip disable output hold time	t_{EHQX} <u>1/</u>		07 08	20 40	ns	
Address setup time	t_{AVEL}		07 08	0 0	ns	
Address invalid output hold time	t_{AXQX} <u>1/</u>		07 08	40 60	ns	
Write enable pulse width	t_{WLWH}		07 08	75 100	ns	
Write enable pulse setup time	t_{WLEH}		07 08	100 125	ns	
Address setup time	t_{AVWL}		07 08	10 10	ns	
Chip enable to end-of-write	t_{ELWH}	See table III $I_O = 0$; $V_I = V_{CC}$ or GND	07 08	100 125	ns	
Write disable output enable time	t_{WHQX} <u>1/</u>	See table III	07 08	0 0	ns	
Address valid to end-of-write	t_{AVWH}		07 08	100 125	ns	
Address hold time	t_{WHAX}		07 08	20 25	ns	
Address hold time	t_{EHAX}		07 08	0 0	ns	

See footnote at end of table.

TABLE I. Electrical performance characteristics (device types 07 and 08) - Continued.

Test	Symbol	Conditions $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} \leq T_C \leq +125^\circ\text{C}$ unless otherwise specified	Device types	Limits		Unit
				Min	Max	
Address valid to end-of-write	t_{AVEH}	See table III	07 08	100 125		ns
Write enable output disable time	t_{WLQZ} 1/		07 08		25 50	ns
Data setup time	t_{DVWH}		07 08	75 100		ns
Data hold time	t_{WHDX}		07 08	20 20		ns
Data setup time	t_{DVEH}		07 08	75 100		ns
Data hold time	t_{EHDX}		07 08	0 0		ns

1/ This parameter is guaranteed but not tested.

TABLE II. Electrical test requirements.

Line no.	MIL-STD-883 test requirements	Class S devices 1/ 2/				Class B devices 1/ 2/			
		Table Reference paragraph	Table III 3/ sub-groups	Table IV 4/ delta limits	Test circuit figure 5/ sub-groups	Table Reference paragraph	Table III 3/ sub-groups	Table IV 4/ delta limits	Test circuit figure 5/ sub-groups
1	Interim electrical parameters, method 5004		1					2,8* (hot only) 10	
2	Static burn-in, method 1015	4.2b 4.5.2			4				
3	Same as 6/								
3	line 1		1*	4					
4	Dynamic burn-in, method 1015	4.2b 4.5.2	7/		4	4.2b 4.5.2	7/		4
5	Same as line 1	4.2d	1*	Δ		4.2d	1*	Δ	
6	Final electrical parameters, method 5004		1*,2, 3,8,9, 10,11				1*,2, 3,7,8, 9,10 11		

See footnotes at end of table.

TABLE II. Electrical test requirements.

Line no.	MIL-STD-883 test requirements	Class S devices 1/ 2/					Class B devices 1/ 2/				
		Table Reference paragraph	Table III 3/1	Table IV 4/	test circuit	Table V 5/	Reference paragraph	Table III 3/	Table IV 4/	test circuit	Table V 5/
			sub-groups	delta	figure	sub-groups	sub-groups	sub-groups	delta	figure	sub-groups
7	Group A test requirements, method 5005	4.4.1	1,2,3, 4,8,9, 10,11, 12				4.4.1	1,2,3, 4,7,8, 9,10, 11			
8	Group B test requirements method 5005	4.4.2	1,2,4, 8,9, 10,11	Δ			4.4.2 4.5.3	1 8/			
9	Group C end-point electrical parameters, method 5005						4.4.3	1,7,9	Δ		
10	Group D end-point electrical parameters, method 5005	4.4.4	1,2,3				4.4.4	1,7,9			
11	Group E end-point electrical parameters, method 5005	4.5.6			Table V	1,2	4.5.6				1,2

- 1/ Blank spaces indicate tests are not applicable.
 2/ For subgroups 9, 10, and 11, only the worst value measured per device need be recorded when variables data is required (e.g., during qualification).
 3/ (*) indicates PDA applies to subgroup 1 (see 4.2.1).
 4/ (Δ) indicates delta limit shall be required, and delta values shall be computed with reference to the previous interim electrical parameters (see 4.5.3).
 5/ As applicable in group E of MIL-STD-883.
 6/ The device manufacturer may, at his option, delete line number 3.
 7/ The device manufacturer may, at his option, either perform delta measurements, or within 24 hours after burn-in (removal of temperature or bias), perform the final electrical parameter measurements, subgroup A1.
 8/ Applies to electrostatic discharge sensitivity tests.

TABLE III. Group A inspection for device types 01 and 05. 1/

Subgroup	Symbol	MIL-STD-883 Case X	4	5	6	7	8	9	10	11	13	14	15	16	18
			Test no.	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	DQ ₀	DQ ₁	DQ ₂	V _{SS}
$T_c = +25^\circ\text{C}$	I _{CC1}	3005	1	2/ T ₁	2/ T ₂	2/ T ₃	2/ T ₄	2/ T ₅	2/ T ₆	2/ T ₇	2/ T ₈	2/ T ₉	2/ T ₁₀	2/ T ₁₁	GND
	I _{CC2}	2	3	4	5	6	7	8	9	10	11	12	13	14	2/ T ₁₂
	I _{CC3}	3													
	I _{CC4}	4													
I _{TL}															
I _{TH}															

See footnotes at end of device types 01 and 05.

TABLE III. Group A inspection for device types 01 and 05 - Continued. 1/

Subgroup	Symbol	Case MIL-STD-883 method	Case X	19	20	21	22	23	24	25	26	28	29	32	Measured terminal	Test limits	Unit	
			Case J	14	15	16	17	18	19	20	21	22	23	24				
1 $T_C = +25^\circ\text{C}$	I _{CC1}	3005	1	3/ 4	3/ 4	3/ 4	2/ 3	2/ 3	2/ 3	2/ 3	2/ 3	5.5 V	5.5 V	V _{CC}	90 100 10 100	mA mA mA mA		
	I _{CC2}		2	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
	I _{CC3}		3	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
	I _{CC4}		4	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
I _{IL}		3009	5	5.5 V	A ₇	-2 A ₆	mA											
			6	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			7	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			8	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			9	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			10	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			11	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			12	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			13	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			14	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			15	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			16	GND	*	*	*	*	*	*	*	*	*	*	DQ0	DQ1		
			17	*	*	*	*	*	*	*	*	*	*	*	*	DQ2	DQ3	
			18	5.5 V	GND	*	*	*	*	*	*	*	*	*	*	DQ4	DQ5	
			19	*	*	*	*	*	*	*	*	*	*	*	*	DQ6	DQ7	
			20	*	*	*	*	*	*	*	*	*	*	*	*	DQ8	DQ9	
			21	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			22	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			23	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			24	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			25	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			26	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
I _{IH}		3010	27	GND	*	2	*											
			28	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			29	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			30	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			31	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			32	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			33	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			34	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			35	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			36	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			37	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			38	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			39	5.5 V	GND	5.5 V	GND	DQ6	DQ7									
			40	*	*	*	*	*	*	*	*	*	*	*	*	DQ8	DQ9	
			41	*	*	*	*	*	*	*	*	*	*	*	*	DQ10	DQ11	
			42	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			43	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			44	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			45	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			46	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			47	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
			48	*	*	*	*	*	*	*	*	*	*	*	*	*	*	

TABLE III. Group A Inspection for device types 01 and 05 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Case J	Case X	4	5	6	7	8	9	10	11	13	14	15	16	18
		Test no.	A7	A6	A5	A4	A3	A2	A1	A0	DQ0	DQ1	DQ2	V _{SS}	DQ3	
1 $T_C = +25^\circ C$	I _{OLZ}	3020	49								GND	5.5 V	GND	5.5 V	GND	5.5 V
			50	1	2	3	4	5	6	7						
			51								GND	5.5 V	GND	5.5 V	GND	5.5 V
			52													
			53													
			54													
			55													
			56													
10HZ		3021	57								GND	5.5 V	GND	5.5 V	GND	5.5 V
			58													
			59								GND	5.5 V	GND	5.5 V	GND	5.5 V
			60													
			61													
			62													
			63													
			64													
$v_{07}/$		3007	65	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/	8/
			66													
			67													
			68													
			69													
			70													
			71													
			72													
$v_{08}/$		3006	73	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/
			74													
			75													
			76													
			77													
			78													
			79													
			80													

2 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = +125^\circ C$.3 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = -55^\circ C$.

4 $T_C = +25^\circ C$	C _i C _o	3012	81	10/ 82	10/ 10/	10/ 11/									
9 $T_C = +25^\circ C$	NOT See fig 8	83	11/ 11/												
	WRITE/ WRITE	84	12/ 12/												
	See fig 9	85	12/ 12/												
	See fig 86	86													

10 Same tests, terminal conditions, and limits as for subgroup 9, except $T_C = +125^\circ C$.11 Same tests, terminal conditions, and limits as for subgroup 9, except $T_C = -55^\circ C$.

See footnotes at end of device types 01 and 05.

TABLE III. Group A inspection for device types 01 and 05 - Continued. 1/

- 1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are the input/output terminals. In the output condition, may be open.
- 2/ All inputs levels and timing edges are set to table I limits with read cycle timing; $V_{IL} = 0.4$ V and $V_{IH} = 2.2$ V for device types 01 and 05.

3/ Outputs loaded with load as specified on figure 6.

4/ Test is done with addresses held stable, and all inputs held at $V_{IL} = 0.4$ V and $V_{IH} = 2.2$ V for device types 01 and 05.

5/ Test is done with addresses held stable, and all inputs held at $V_{IL} = 0.4$ V and $V_{IH} = V_{CC} - 0.3$ V.

6/ Test is done with addresses held stable, $V_{CC} = 2.0$ V, and all other inputs held at V_{CC} . The data retention test condition shall be held for 250 milliseconds before measurements. The data must remain valid after power is returned to device.

7/ For V_{OL} or V_{OH} , testing all terminals, only the worst case variables data shall be recorded, and variables data for each failed terminal. Attributes data otherwise.

8/ An input preconditioning logic sequence shall be applied that results in a logic "0" at the output to be measured. Logic input levels and forcing current during measurement shall be $V_{IL} = 0.8$ V, $I_{OL} = 2.0$ mA.

9/ An input preconditioning logic sequence shall be applied that results in a logic "1" at the output to be measured. Logic input levels and forcing current during measurement shall be $V_{IH} = 2.2$ V, $I_{OH} = -1.0$ mA.

10/ See 4.4.1c.

11/ Since the object of the NOT WRITE pattern (see figure 8) is to verify that the device may not be written into when it is disabled, the waveforms shown on figure 5 may be applied using nominal timing. The outputs shall be loaded with the load specified on figure 6.

12/ Timing waveforms shown on figure 5 shall be applied while performing a WRITE/WRITE address complement pattern (see figure 9). This procedure ensures that the following parameters meet the specified limits:

Parameter	Limits		Unit	Limits		Unit
	Device type 01	Device type 05		Parameter	Device type 01	
	Min	Max		Min	Max	
t _{AVV}	150	---	ns	t _{HAV}	10	---
t _{AVV}	---	150	---	t _{ELWH}	90	---
t _{AVX}	0	---	0	t _{AWH}	120	---
t _{OLQX}	0	---	0	t _{AWL}	120	---
t _{OLOV}	75	100	---	t _{WLWH}	10	---
t _{OHQZ}	60	---	60	t _{WLWH}	90	---
t _{ELQV}	150	---	200	t _{WHDX}	50	---
t _{ELQX}	0	---	0	t _{WHDX}	15	---
t _{ELOX}	50	---	60	t _{WEWH}	---	---
t _{ENHZ}	---	---	---			ns
t _{AELV}	---	---	---			"
t _{ELAX}	---	---	---			"
t _{ELFH}	---	---	---			"
V _{IL}	0.0	0.0	V	V _{IL}	0.0	V
V _{IH}	2.2	2.2	"	V _{IH}	2.2	"
Output compare level	0.4	0.4		Output compare level	0.4	
	2.4	2.4			2.4	
						Write cycle timing
						Read cycle timing

The output shall be loaded with the load specified on figure 6. If the test equipment limitations prevent the simultaneous application or verification of all the specified parameters, multiple executions of the algorithm may be required to effect the measurement of all dynamic parameters.

TABLE III. Group A inspection for device type 02. 1/

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 method	Case X	21	22	23	24	25	26	28	29	32	Algorithm	Measured terminal	Test limits	Unit
			Case J	16	17	18	19	20	21	22	23	24	V _{CC}			
	I _{IL}	3005	1	3/	3/	2/	2/	GND	GND	2/	5.5 V	1 MHz	V _{CC}	100 mA	mA	
	I _{IC} = +25°C	I _{CC1}	2	"	"	5.2 V	GND	GND	GND	GND	5.5 V	GND	V _{CC}	50 uA	uA	
	I _{CC2}	3	"	"	"	1.7 V	GND	GND	GND	GND	2.0 V	GND	"	"	"	
	I _{IL}	3009	4			V _{CC}	5.5 V		A ₇	-1	1					
			5			"	"	"	"	"	"		A ₆	"	"	
			6			"	"	"	"	"	"		A ₅	"	"	
			7			"	"	"	"	"	"		A ₄	"	"	
			8			"	"	"	"	"	"		A ₃	"	"	
			9			"	"	"	"	"	"		A ₂	"	"	
			10			"	"	"	"	"	"		A ₁	"	"	
			11			GND	GND	GND	GND	GND	GND		A ₉	"	"	
			12			V _{CC}		A ₈	"	"						
			13			"	"	"	"	"	"					
			14			"	"	"	"	"	"					
			15			"	"	"	"	"	"					
			16			"	"	"	"	"	"					
			17			"	"	"	"	"	"					
	I _{IL}	3010	18			GND	GND	GND	GND	GND	GND		A ₇	"	"	
			19			"	"	"	"	"	"		A ₆	"	"	
			20			"	"	"	"	"	"		A ₅	"	"	
			21			"	"	"	"	"	"		A ₄	"	"	
			22			"	"	"	"	"	"		A ₃	"	"	
			23			"	"	"	"	"	"		A ₂	"	"	
			24			"	"	"	"	"	"		A ₁	"	"	
			25			V _{CC}		A ₁₀	"	"						
			26			"	"	"	"	"	"		D ₁	"	"	
			27			"	"	"	"	"	"		D ₂	"	"	
			28			"	"	"	"	"	"		D ₃	"	"	
			29			"	"	"	"	"	"		D ₄	"	"	
			30			"	"	"	"	"	"		D ₅	"	"	
			31			"	"	"	"	"	"		D ₆	"	"	
	I _{OLZ}	3020	32			V _{CC}	V _{CC}	2.2 V	2.2 V				D ₇	"	"	
			33			"	"	"	"	"	"		D ₈	"	"	
			34			"	"	"	"	"	"					
			35			"	"	"	"	"	"					
			36			"	"	"	"	"	"					
			37			GND	GND	GND	GND	GND	GND					
			38			V _{CC}										
			39			"	"	"	"	"	"					
	I _{OLZ}	3021	40			GND	GND	GND	GND	GND	GND		D ₉	"	"	
			41			"	"	"	"	"	"		D ₁₀	"	"	
			42			"	"	"	"	"	"		D ₁₁	"	"	
			43			"	"	"	"	"	"		D ₁₂	"	"	
			44			"	"	"	"	"	"		D ₁₃	"	"	
			45			V _{CC}		D ₁₄	"	"						
			46			"	"	"	"	"	"		D ₁₅	"	"	
			47			"	"	"	"	"	"		D ₁₆	"	"	
													D ₁₇	"	"	
	V _{OL}	3007	48-55	4/	4/	4/	4/	4/	4/	4/	4/	4.5 V	D ₁₈	0.4	V	
	V _{OH}	3006	56-63	5/	5/	5/	5/	5/	5/	5/	5/	4.5 V	D ₁₉	2.4	V	

TABLE III. Group A Inspection for device type 02 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Case method	Case X	4	5	6	7	8	9	10	11	13	14	15	16	18	19	20
		Test no.	A7	A6	A5	A4	A3	A2	A1	A0	DQ0	DQ1	DQ2	V _{SS}	DQ3	DQ4	DQ5	
2		Same tests, terminal conditions, and limits as for subgroup 1, except T _C = +125°C.																
3		Same tests, terminal conditions, and limits as for subgroup 1, except T _C = -55°C.																
4	T _C = +25°C	C _{in} C _{out}	3012	64	6/	6/	6/	6/	6/	6/	6/	6/	6/	GND	6/	6/	6/	
7	T _C = +25°C	I/O V _{DR}	Function tests	66	7/	7/	7/	7/	7/	7/	7/	7/	7/	7/	7/	7/	7/	7/
8		Same tests, terminal conditions, and limits as for subgroup 7, except T _C = +125°C and -55°C.																
9	T _C = +25°C	Functional tests	68	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	GND	9/	9/	9/	
10		Same tests, terminal conditions, and limits as for subgroup 9, except T _C = +125°C.																
11		Same tests, terminal conditions, and limits as for subgroup 9, except T _C = -55°C.																

See footnotes at end of device type 02.

TABLE III. Group A inspection for device type 02 - Continued. 1/

Subgroup	Symbol	ML-STD-883 method	Case X	21	22	23	24	25	26	28	29	32	Algorithm	Measured terminal	Test limits	Unit
			Case J	16	17	18	19	20	21	22	23	24				
		Test no.	DQ6	DQ7	OE	A10	OE	OE	OE	A9	A8	VCC				
2																
3																
$T_C = +25^\circ C$	I_{Cin}/I_{Cout}	Function tests	3012	64	65	6/	6/	6/	6/	6/	6/	6/			12	pF
$T_C = +25^\circ C$	I/O_{VDR}	Function tests	66	7/	7/	7/	7/	7/	7/	7/	7/	7/	4.5 V	Input	14	pF
			67	10/	10/								2.0 V	Output		
7																
8																
$T_C = +25^\circ C$	Functional tests	EL0V	68	9/	9/	9/	9/	9/	9/	9/	9/	9/	4.5 V	Patterns 1,3,5	DQ	
			69	9/	9/	9/	9/	9/	9/	9/	9/	9/	5.5 V	Patterns 1,3,5	DQ	
			70										4.5 V	Pattern 3	DQ	
			71										5.5 V	Pattern 3	DQ	
9															200	ns
															1200	ns
10																
11																

- 1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are the input/output terminals, in the output condition, may be open.
- 2/ All inputs levels and timing edges are set to table I limits with read cycle timing: For device type 02, outputs are open.
 $I_0 = 0 \text{ mA}$. Device type 02 inputs = GND and V_{CC} .
- 3/ Outputs loaded with load as specified on figure 6.
- 4/ An input preconditioning logic sequence shall be applied that results in a logic "0" at the output to be measured. Logic input levels and forcing current during measurement shall be $V_{IL} = 0.8 \text{ V}$, $I_{OL} = 3.2 \text{ mA}$.
- 5/ An input preconditioning logic sequence shall be applied that results in a logic "1" at the output to be measured. Logic input levels and forcing current during measurement shall be $V_{IH} = 2.4 \text{ V}$, $I_{OH} = -1.0 \text{ mA}$.

6/ See 4.4.1c.

7/ Tested as follows: $f = 2 \text{ MHz}$, $V_{IL} = 0.4 \text{ V}$, $V_{IH} = 2.4 \text{ V}$, $I_{OL} = -4 \text{ mA}$, $I_{OH} = +4.0 \mu\text{A}$, $V_{OH} \geq 1.5 \text{ V}$ and $V_{OL} \leq 1.5 \text{ V}$.

8/ Test is done with addresses held stable, $V_{CC} = 2.0 \text{ V}$, and all other inputs held at V_{CC} . The data retention test condition shall be held for 250 milliseconds before measurements. The data must remain valid after power is returned to device.

9/ Timing waveforms shown on figure 5 shall be applied while performing a WRITE/WRITE address complement pattern (see figure 9). Device type 02 uses patterns 1, 3, 5 (see appendix). A combination of test patterns is used to verify all of the ac parameters. Each pattern does not test all ac parameters inclusive. This procedure ensures that the following parameters meet the specified limits:

Parameter	Limits		Unit	Parameter	Limits		Unit
	Device Type 02 Min	Type 02 Max			Device Type 02 Min	Type 02 Max	
t_{AVV}	210	---	ns	t_{HIV}	---	200	---
t_{AVQ}	---	210	ns	t_{ELWH}	---	---	ns
t_{AVX}	---	---	ns	t_{AWH}	---	---	ns
t_{QLQX}	---	---	ns	t_{ALWH}	---	200	---
t_{QLQY}	---	---	ns	t_{DWH}	80	---	ns
t_{QHQZ}	---	---	ns	t_{WDHX}	10	---	ns
t_{ELQY}	210	---	ns	t_{WLEH}	200	---	ns
t_{ELQX}	---	---	ns				
t_{AVZ}	10	---	ns				
t_{AVL}	50	---	ns				
t_{ELAX}	200	---	ns				
V_{IL}	0.0	Y					
V_{IH}	3.0	Y					
Output compare level	1.5	"					
Output compare level	V_{OL}	1.5					

Read cycle timing

The output shall be loaded with the load specified on figure 6. If the test equipment limitations prevent the simultaneous application or verification of all the specified parameters, multiple executions of the algorithm may be required to effect the measurement of all dynamic parameters.

TABLE III. Group A inspection for device types 03 and 09. 1/

Subgroup	Symbol	MIL-STD-883 Cases	1	2	3	4	5	6	7	8	9	10	11	12	13
		test no.	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇					
¹ T _C = +25°C	I _{CC1} I _{CC2} I _{CC3} I _{CC4}	3005	1 2 3 4	2/ GND 2/ GND 2/ GND	2/ GND 2/ GND 2/ GND	2/ GND 2/ GND 2/ GND	2/ GND 2/ GND 2/ GND	2/ GND 2/ GND 2/ GND	2/ GND 2/ GND 2/ GND	GND	0.8 V 5.2 V 2.2 V 1.7 V	2/ GND 2/ GND 2/ GND 2/ GND			
	I _{IL}	3009	5	GND V _{CC}	V _{CC} V _{CC}	V _{CC} V _{CC}	V _{CC} V _{CC}	V _{CC} V _{CC}	V _{CC} V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
		7
		8
		9
		10
		11
		12
		13
		14
		15
		16
		17
		18
		19
		20
		21
	I _{IH}	3010	22	..	GND V _{CC}	GND V _{CC}	GND V _{CC}	GND V _{CC}	GND V _{CC}	GND V _{CC}	GND V _{CC}				
		23
		24
		25
		26
		27
		28
		29
		30
		31
		32
		33
		34
		35
		36
		37
		38
	I _{QZ}	3020	39
	I _{OH}	3021	40
	V _{OZ}	3007	41	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..	4/ ..
	V _{OH}	3006	42	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..	5/ ..

2 Same tests, terminal conditions, and limits as for subgroup 1, except T_C = +125°C.3 Same tests, terminal conditions, and limits as for subgroup 1, except T_C = -55°C.

See footnotes at end of device type 03.

TABLE III. Group A inspection for device types 03 and 09 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 method	Cases no.	R _V Test	14	15	16	17	18	19	20	Algorithm	Measured terminal	Test limits	Unit
					A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	V _{CC}				
T _C = +25°C	I _{CC1} I _{CC2} I _{CC3} I _{CC4}	3005	1	2/ GND	2/ GND	2/ GND	2/ GND	2/ GND	5.5 V	1 MHz	V _{CC}	A ₀ A ₁ A ₂ A ₃ A ₄ A ₅ A ₆ A ₇ CE DIN	50 100 5 50	mA mA mA mA	
I _{IL}		3009	5	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	5.5 V			A ₀ A ₁ A ₂ A ₃ A ₄ A ₅ A ₆ A ₇ A ₈ A ₉ A ₁₀ A ₁₁ A ₁₂ A ₁₃	-1 1	---	
I _{ILH}		3010	22	GND	GND	GND	GND	GND	GND	GND		A ₀ A ₁ A ₂ A ₃ A ₄ A ₅ A ₆ A ₇ A ₈ A ₉ A ₁₀ A ₁₁ A ₁₂ A ₁₃	---	---	
I _{OLZ}		3020	39									D _Q			
I _{OHz}		3021	40									D _Q			
V _{OL}		3007	41	4/ V _{OH}	4/ V _{OL}	4.5 V	D _Q	0.4 V							
V _{OH}		3006	42	5/ V _{OH}	5/ V _{OH}	5/ V _{OH}	5/ V _{OH}	5/ V _{OH}	5/ V _{OH}	5/ V _{OH}	4.5 V	D _Q	2.4 V		

TABLE III. Group A inspection for device types 03 and 09 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Method	Cases R _Y	1	2	3	4	5	6	7	8	9	10	11	12	13
4 T _C = +25°C	C _{in} C _{out}	Test no.	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	A ₇	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃
T _C = +25°C	I _O I _{DR}	3012	43	6/ 44	6/ 6/											
T _C = +25°C	Function tests	45	7/ 46	7/ 8/ 8/												
8	Same tests, terminal conditions, and limits as for subgroup 7, except T _C = +125°C and -55°C.															
9 T _C = +25°C	Functional tests	47	9/ 48	9/ 9/ 9/ 9/												
	t _{ELQV} t _{FELQV} t _{FWQV} t _{AWQV}		49	50	51	52										
10	Same tests, terminal conditions, and limits as for subgroup 9, except T _C = +125°C.															
11	Same tests, terminal conditions, and limits as for subgroup 9, except T _C = -55°C.															

1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are the input/output terminals, in the output condition, may be open.

2/ All input levels and timing edges are set to table I limits with read cycle timing: Inputs = GND and V_{CC}, outputs = open, I_O = 0 mA.

3/ Outputs loaded with load as specified on figure 6.

4/ An input preconditioning logic sequence shall be applied that results in a logic "0" at the output to be measured. Logic input levels and forcing current during measurement shall be: V_{IL} = 0.8 V, I_{OL} = 8.0 mA.5/ An input preconditioning logic sequence shall be applied that results in a logic "1" at the output to be measured. Logic input levels and forcing current during measurement shall be: V_{IH} = 2.2 V, I_{OH} = -4.0 mA.

6/ See 4.4.1c.

7/ Tested as follows: f = 2 MHz, V_{IL} = 0.4 V, V_{IH} = 2.2 V, I_{OH} = -4 mA, I_{OL} = +4.0 µA, V_{OH} = +4.0 µA, V_{OL} ≥ 1.5 V and V_{OL} ≤ 1.5 V.8/ Test is done with addresses held stable. V_{CC} = 2.0 V, and all other inputs held at V_{CC}. The data retention test condition shall be held for 250 milliseconds before measurements. The data must remain valid after power is returned to device.

TABLE III. Group A inspection for device types 03 and 09 - Continued. 1/

Subgroup	MIL-STD-883 Method	Cases	14	15	16	17	18	19	20	Algorithm	Measured terminal	Test limits	Unit																																																																																																																																																										
	R.Y test no.	A8	A9	A10	A11	A12	A13	V _{CC}			Min	Max																																																																																																																																																											
T _C = +25°C	C _{in} C _{out}	3012	43	6/	6/	6/	6/	6/	6/																																																																																																																																																														
T _C = +25°C	I/O V _{DDR}	Function tests	45	7/	7/	7/	7/	7/	7/	5.5 V Pattern 5	10	12	pF <tr> <td></td><td></td><td></td><td>46</td><td>8/</td><td>8/</td><td>8/</td><td>8/</td><td>8/</td><td>8/</td><td>2.0 V Pattern 4</td><td></td><td></td><td></td></tr> <tr> <td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr> <td>8</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr> <td>T_C = +25°C</td><td>Functional tests</td><td>47</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>4.5 V Patterns 1,3,5</td><td>DQ</td><td>DQ</td><td></td></tr> <tr> <td></td><td></td><td>48</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>9/</td><td>5.5 V Patterns 1,3,5</td><td></td><td></td><td></td></tr> <tr> <td>10/</td><td>t_{ELOW}</td><td>49</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4.5 V Pattern 3</td><td>DQ</td><td>85</td><td>ns</td></tr> <tr> <td></td><td>t_{ELOW}</td><td>50</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>5.5 V Pattern 3</td><td>DQ</td><td></td><td></td></tr> <tr> <td></td><td>t_{AVOV}</td><td>51</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4.5 V Pattern 3</td><td>DQ</td><td></td><td></td></tr> <tr> <td></td><td>t_{AVOV}</td><td>52</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>5.5 V Pattern 3</td><td>DQ</td><td></td><td></td></tr> <tr> <td>10</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr> <tr> <td>11</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr>				46	8/	8/	8/	8/	8/	8/	2.0 V Pattern 4																		8														T _C = +25°C	Functional tests	47	9/	9/	9/	9/	9/	9/	9/	4.5 V Patterns 1,3,5	DQ	DQ				48	9/	9/	9/	9/	9/	9/	9/	5.5 V Patterns 1,3,5				10/	t _{ELOW}	49								4.5 V Pattern 3	DQ	85	ns		t _{ELOW}	50								5.5 V Pattern 3	DQ				t _{AVOV}	51								4.5 V Pattern 3	DQ				t _{AVOV}	52								5.5 V Pattern 3	DQ			10														11													
			46	8/	8/	8/	8/	8/	8/	2.0 V Pattern 4																																																																																																																																																													
8																																																																																																																																																																							
T _C = +25°C	Functional tests	47	9/	9/	9/	9/	9/	9/	9/	4.5 V Patterns 1,3,5	DQ	DQ																																																																																																																																																											
		48	9/	9/	9/	9/	9/	9/	9/	5.5 V Patterns 1,3,5																																																																																																																																																													
10/	t _{ELOW}	49								4.5 V Pattern 3	DQ	85	ns																																																																																																																																																										
	t _{ELOW}	50								5.5 V Pattern 3	DQ																																																																																																																																																												
	t _{AVOV}	51								4.5 V Pattern 3	DQ																																																																																																																																																												
	t _{AVOV}	52								5.5 V Pattern 3	DQ																																																																																																																																																												
10																																																																																																																																																																							
11																																																																																																																																																																							

9/ Timing waveforms shown on figure 5 shall be applied while performing a WRITE/WRITE address complement pattern (see figure 9). This procedure ensures that the following parameters meet the specified limits:

Parameter	Device type 03	Device type 09	Limits	Device type 03	Device type 09	Limits
	Min	Max	Min	Min	Max	Min
t _{AVAV}	85	--	70	--	ns	--
t _{AVAV}	--	85	--	70	--	--
t _{ELQV}	--	85	--	70	--	--
V _{IL}	0.0	0.0	V			
V _{IH}	3.0	3.0	*			
Output compare level	V _{OL} 1.5	V _{OH} 1.5	*			

Read cycle timing

Parameter	Device type 03	Device type 09	Limits
	Min	Max	Min
t _{AVWH}	65	--	55
t _{EHAV}	0	--	0
t _{ELNH}	65	--	55
t _{AWNL}	0	--	0
t _{WHX}	45	--	40
t _{HDWX}	0	--	0
t _{DWHX}	35	--	30
t _{ELQX}	--	--	--
t _{HHQZ}	--	--	--
V _{IL}	0.0	0.0	V
V _{IH}	3.0	3.0	*

Write cycle timing

The output shall be loaded with the load specified on figure 6. If the test equipment limitations prevent the simultaneous application or verification of all the specified parameters, multiple executions of the algorithm may be required to effect the measurement of all dynamic parameters.

- 10/ When testing subgroup 9, device type 09 will have the same test conditions as device type 03, except for the following:

- a. t_{ELOW} = 70 ns maximum.
- b. t_{ELOW} = 70 ns maximum.
- c. t_{AVOV} = 70 ns maximum.
- d. t_{AVOV} = 70 ns maximum.

TABLE III. Group A inspection for device types 04 and 10. 1/

MIL-M-38510/291A

Sub group	Symbol	Case	4	5	6	7	8	9	10	11	13	14	15	16	18	19	20	
	MIL-STD-883 Method	case	J	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	Test no.	A7	A6	A5	A4	A3	A2	A1	A0	DQ0	DQ1	DQ2	VSS	DQ3	DQ4	DQ5		
1 $T_C = +25^\circ C$	ICC1 ICC2 ICC3 ICC4	3005	1	2/ GND	2/ GND	2/ GND	2/ GND	2/ GND	2/ GND	3/ V _{CC}	3/ V _{CC}	GND	3/ V _{CC}	3/ V _{CC}	3/ V _{CC}	3/ V _{CC}		
	IC1L	3009	5	"	V _{CC}	V _{CC} / GND	V _{CC}											
			6	"	V _{CC}	V _{CC} / GND	V _{CC}											
			7	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			8	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			9	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			10	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			11	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			12	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			13	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			14	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			15	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			16	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			17	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			18	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	1JH	3010	19	"	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	
			20	"	GND	V _{EE} / GND												
			21	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			22	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			25	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			26	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			27	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			29	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			30	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			31	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			32	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	10HZ	3009	33	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			35	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			36	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			37	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			39	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	10HZ	3010	41	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			42	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			45	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			46	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			47	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
			48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	
	V_{OL}	3007	49-56	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	4/ 5	
	V_{OH}	3006	57-64	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6	5/ 6

See footnotes at end of device type 04.

TABLE III. Group A Inspection for device types 04 and 10 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Method	Cases X		Test no.	DQ6	DQ7	CE	A10	DE	WE	A9	A8	V _{CC}	Algorithm	Measured terminal	Test limits		Unit	
			21	22													Min	Max		
$T_c = +25^\circ C$	ICC1	3005	1	3/ 2/ 1/ 0/	0.8 5.2 2.2 1.7	V	2/ GND	5.5 V	1 MHz	V _{CC}	70 100 8 50	mA mA mA mA	mA							
	ICC2		2	"	"	"	"	"	"	"	"	"	"	"	"	"	A7	-1	"	"
	ICC3		3	"	"	"	"	"	"	"	"	"	"	"	"	"	A6	"	"	"
	ICC4		4	"	"	"	"	"	"	"	"	"	"	"	"	"	A5	"	"	"
II _L	3009	5	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	5.5 V	"	"	"	"	
		6	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A7	-1	"	"
		7	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A6	"	"	"
		8	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A5	"	"	"
		9	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A4	"	"	"
		10	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A3	"	"	"
		11	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A2	"	"	"
		12	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	"	A1	"	"	"
		13	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A9	"	"	"
		14	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A10	"	"	"
		15	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ10	"	"	"
		16	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ11	"	"	"
		17	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ12	"	"	"
		18	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ13	"	"	"
	II _{TH}	3010	19	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	"	A7	"	"	"
		20	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A6	"	"	"
		21	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A5	"	"	"
		22	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A4	"	"	"
		23	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A3	"	"	"
		24	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A2	"	"	"
		25	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A1	"	"	"
		26	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A9	"	"	"
		27	"	"	"	"	"	"	"	"	"	"	"	"	"	"	A10	"	"	"
		28	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ14	"	"	"
II _{QL} Z	3009	29	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	5.5 V	"	"	"	"	
		30	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ15	"	"	"
		31	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ16	"	"	"
		32	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ17	"	"	"
		33	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	5.5 V	"	"	"	"	
		34	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ18	"	"	"
		35	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ19	"	"	"
		36	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ20	"	"	"
10kHz	3010	37	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	"	DQ21	"	"	"
		38	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ22	"	"	"
		39	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	"	DQ23	"	"	"
		40	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ24	"	"	"
		41	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	V _{CC}	GND	"	DQ25	"	"	"
		42	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ26	"	"	"
		43	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ27	"	"	"
		44	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ28	"	"	"
V _{OL} V _{OH}	3007	45	49-56	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4.5 V	4.5 V	4.5 V	4.5 V	Y
	3006	46	57-64	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4/ 5/ 5/	4.5 V	4.5 V	4.5 V	4.5 V	Y
		47	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	DQ0-DQ7	DQ0-DQ7	DQ0-DQ7	DQ0-DQ7	Y
		48	"	"	"	"	"	"	"	"	"	"	"	"	"	"	DQ6	DQ6	DQ6	DQ6

TABLE III. Group A inspection for device types 04 and 10 - Continued. 1/

See footnotes at end of device type 04.

TABLE III. Group A inspection for device types 04 and 10 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 method	Cases								Algorithm	Measured terminal	Test limits		Unit
			X	21	22	23	24	25	26	28			Min	Max	
2			J	16	17	18	19	20	21	22	23	24			
3			Test no.	DQ6	DQ7	OE	A ₁₀	OE	ME	A ₉	A ₈	V _{CC}			
4/	T _C = +25°C C _{in} C _{out}	3012	65	66	6/	6/	6/	6/	6/	6/	6/	6/			pF
7	T _C = +25°C V _{DR}	Function tests	67	7/	7/	7/	7/	7/	7/	7/	7/	7/	4.5 V	Pattern 5	
8				68	7/	7/	7/	7/	7/	7/	7/	7/	2.0 V	Pattern 4	
9	T _C = +25°C (Functional tests)			69	9/	9/	9/	9/	9/	9/	9/	9/	4.5 V	Patterns 1,3,5	DQ
10/	t _{ELDV} t _{ELQV} t _{AVQV} t _{AWQV}			70	9/	9/	9/	9/	9/	9/	9/	9/	5.5 V	Patterns 1,3,5	DQ
10				71									4.5 V	Pattern 3	DQ
11				72									5.5 V	Pattern 3	DQ
				73									4.5 V	Pattern 3	DQ
				74									5.5 V	Pattern 3	DQ

1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are the input/output terminals. In the output condition, may be open.

2/ All input levels and timing edges are set to table I limits with read cycle timing: Input = GND and V_{CC}, outputs = open, I_O = 0 mA.

3/ Outputs loaded with load as specified on figure 6.

4/ An input preconditioning logic sequence shall be applied that results in a logic "0" at the output to be measured. Logic input levels and forcing current during measurement shall be V_{IL} = 0.8 V, I_{OL} = 2.0 mA.

5/ An input preconditioning logic sequence shall be applied that results in a logic "1" at the output to be measured. Logic input levels and forcing current during measurement shall be V_{IH} = 2.2 V, I_{OH} = -1.0 mA.

6/ See 4.4.1c.

7/ Tested as follows: f = 2 MHz, V_{IL} = 0.4 V, V_{IH} = 2.2 V, I_{OL} = -4 mA, I_{OH} = +4.0 µA, V_{OH} ≥ 1.5 V and V_{OL} ≤ 1.5 V.

8/ Test is done with addresses held stable, V_{CC} = 2.0 V, and all other inputs held at V_{CC}. The data retention test condition shall be held for 250 milliseconds before measurements. The data must remain valid after power is returned to device.

9/ Timing waveforms shown on figure 5 shall be applied while performing a WRITE/READ address complement pattern (see figure 9). Device types 04 and 10 use patterns 1, 3, 5 (see appendix). A combination of test patterns is used to verify all of the ac parameters. Each pattern does not test all ac parameters inclusive. This procedure ensures that the following parameters meet the specified limits:

Parameter	Limits		Unit
	Min	Max	
t _{AVV}	90	---	ns
t _{AVV}	---	90	---
t _{AQX}	0	---	ns
t _{AQX}	---	0	---
t _{OQX}	---	---	ns
t _{OQX}	---	---	ns
t _{OQZ}	65	---	ns
t _{OQZ}	---	65	ns
t _{ELQV}	90	---	ns
t _{ELQV}	---	90	ns
t _{ELQX}	---	---	ns
t _{ELQX}	---	---	ns
t _{ELQZ}	---	---	ns
t _{ELQZ}	---	---	ns
t _{AEL}	---	---	ns
t _{AEL}	---	---	ns
t _{ELAX}	---	---	ns
t _{ELAX}	---	---	ns
t _{ELAH}	---	---	ns
t _{ELAH}	---	---	ns

Parameter	Limits		Unit
	Min	Max	
t _{AVV}	90	---	ns
t _{AVV}	---	90	---
t _{AQX}	0	---	ns
t _{AQX}	---	0	---
t _{OQX}	---	---	ns
t _{OQX}	---	---	ns
t _{OQZ}	65	---	ns
t _{OQZ}	---	65	ns
t _{ELQV}	90	---	ns
t _{ELQV}	---	90	ns
t _{ELQX}	---	---	ns
t _{ELQX}	---	---	ns
t _{ELQZ}	---	---	ns
t _{ELQZ}	---	---	ns
t _{AEL}	---	---	ns
t _{AEL}	---	---	ns
t _{ELAX}	---	---	ns
t _{ELAX}	---	---	ns
t _{ELAH}	---	---	ns
t _{ELAH}	---	---	ns

Read cycle timing

The output shall be loaded with the load specified on figure 6. If the test equipment limitations prevent the simultaneous application or verification of all the specified parameters, multiple executions of the algorithm may be required to effect the measurement of all dynamic parameters.

10/ When testing subgroup 9, device type 10 will have the same test conditions as device type 04, except for the following:

- a. t_{ELQV} = 70 ns maximum.
- b. t_{ELQV} = 70 ns maximum.
- c. t_{AVQV} = 70 ns maximum.
- d. t_{AVQV} = 70 ns maximum.

TABLE III. Group A inspection for device type 06. 1/

2 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = +125^\circ\text{C}$.

3 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = -55^\circ\text{C}$.

TABLE III. Group A inspection for device type 06 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Test method	Cases no.	13 R/Y Test	14	15	16	17	18	19	20	Measured terminal	Test limits Min	Test limits Max	
					A8	A9	A10	A11	A12	A13	VCC				
$T_C = +25^\circ C$	I _{CC1} I _{CC2} I _{CC3} I _{CC4}	3005	1	2/ 4/ 5/ 6/	2/ 4/ 5/ 6/	2/ 4/ 5/ 6/	2/ 4/ 5/ 6/	2/ 4/ 5/ 6/	2/ 4/ 5/ 6/	5.5 V	V _{CC}	100 mA	-10 μA	-	
I _{IL}		3009	5	5.5 V	5.5 V	A ₀	A ₁	A ₂	-						
			6	-	-	-	-	-	-	-	A ₃	A ₄	A ₅	-	
			7	-	-	-	-	-	-	-	A ₆	A ₇	A ₈	-	
			8	-	-	-	-	-	-	-	A ₉	A ₁₀	A ₁₁	-	
			9	-	-	-	-	-	-	-	A ₁₂	A ₁₃	-	-	
			10	-	-	-	-	-	-	-	-	-	-	-	
			11	-	-	-	-	-	-	-	-	-	-	-	
			12	-	-	-	-	-	-	-	-	-	-	-	
			13	-	-	-	-	-	-	-	-	-	-	-	
			14	-	-	-	-	-	-	-	-	-	-	-	
			15	GND	-	-	-	-	-	-	-	-	-	-	
			16	5.5 V	GND	-	-	-	-	-	-	-	-	-	
			17	-	5.5 V	GND	-	-	-	-	-	-	-	-	
			18	-	-	5.5 V	GND	-	-	-	-	-	-	-	
			19	-	-	-	5.5 V	GND	-	-	-	-	-	-	
			20	-	-	-	-	5.5 V	GND	-	-	-	-	-	
			21	-	-	-	-	-	5.5 V	GND	-	-	-	-	
I _{IH}		3010	22	GND	GND	GND	GND	GND	GND	GND	A ₀	A ₁	A ₂	+10 μA	
			23	-	-	-	-	-	-	-	A ₃	A ₄	A ₅	-	
			24	-	-	-	-	-	-	-	A ₆	A ₇	A ₈	-	
			25	-	-	-	-	-	-	-	A ₉	A ₁₀	A ₁₁	-	
			26	-	-	-	-	-	-	-	A ₁₂	A ₁₃	-	-	
			27	-	-	-	-	-	-	-	-	-	-	-	
			28	-	-	-	-	-	-	-	-	-	-	-	
			29	-	-	-	-	-	-	-	-	-	-	-	
			30	-	-	-	-	-	-	-	-	-	-	-	
			31	-	-	-	-	-	-	-	-	-	-	-	
			32	5.5 V	GND	5.5 V	GND	5.5 V	GND	5.5 V	GND	DIN	DIN	DIN	-
			33	-	-	-	-	-	-	-	-	A ₇	A ₈	A ₉	-
			34	-	-	-	-	-	-	-	-	A ₁₀	A ₁₁	A ₁₂	-
			35	-	-	-	-	-	-	-	-	A ₁₃	-	-	-
			36	-	-	-	-	-	-	-	-	-	-	-	-
			37	-	-	-	-	-	-	-	-	-	-	-	-
			38	-	-	-	-	-	-	-	-	-	-	-	-
I _{OZ}		3020	39	-	-	-	-	-	-	-	0	0	-20	-	-
I _{OHz}		3021	40	-	-	-	-	-	-	-	0	0	+20	-	-
V _{OL}		3007	41	7/ 1/	7/ 1/	7/ 1/	7/ 1/	7/ 1/	7/ 1/	4.5 V	0	0	0.4 V	-	-
V _{OH}		3006	42	8/ 1/	8/ 1/	8/ 1/	8/ 1/	8/ 1/	8/ 1/	4.5 V	0	2.4	v	-	-
											2				3

TABLE III. Group A inspection for device type 06 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Method	Cases R.Y Test no.	1	2	3	4	5	6	7	8	9	10	11	12
			A0	A1	A2	A3	A4	A5	A6	DQ	WE	VSS	CE	DIN	
4	$T_C = +25^\circ C$ C_{in}/C_{out}	3012	43	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/	9/
9	INOT See fig. 45	46	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/
	$T_C = +25^\circ C$ WRITE	46	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/
10	WRITE / WRITE	47	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/
		48	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/
11	Same tests, terminal conditions, and limits as for subgroup 9, except $T_C = +125^\circ C$.														

1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are the input/output terminals, in the output condition, may be open.

2/ All input levels and timing edges are set to table I limits with read cycle timing: $V_{IL} = 0.4$ V and $V_{IH} = 2.2$ V for device type 06.

3/ Outputs loaded with load as specified on figure 6.

4/ Test is done with addresses held stable, and all inputs held at $V_{IL} = 0.4$ V and $V_{IH} = 2.2$ V for device type 06.

5/ Test is done with addresses held stable, and all inputs held at $V_{IL} = 0.4$ V and $V_{IH} = V_{CC} - 0.3$ V.

6/ Test is done with addresses held stable, $V_{CC} = 2.0$ V, and all other inputs held at V_{CC} . The data retention test condition shall be held for 250 milliseconds before measurements. The data must remain valid after power is returned to device.

7/ An input preconditioning logic sequence shall be applied that results in a logic "0" at the output to be measured. Logic input levels and forcing current during measurement shall be: $V_{IL} = 0.8$ V, $I_{OL} = 8.0$ mA.

8/ An input preconditioning logic sequence shall be applied that results in a logic "1" at the output to be measured. Logic input levels and forcing current during measurement shall be: $V_{IH} = 2.2$ V, $I_{OH} = -4.0$ mA.

9/ See 4.4.1c.

10/ Since the object of the NOT WRITE pattern (see figure 8) is to verify that the device may not be written into when it is disabled, the waveforms shown on figure 5 may be applied using nominal timing. The outputs shall be loaded with the load specified on figure 6.

TABLE III. Group A Inspection for device type 06 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 method	Cases Test no.	13	14	15	16	17	18	19	20	Measured terminal	Test limits Unit
			A7	A8	A9	A10	A11	A12	A13	V _{CC}		Min	Max
4	C_{in} C_{out}		3012	43	9/ 44	9/ —	9/ —	9/ —	9/ —	—	Each input Each output	8 10	pF pF
$T_C = +25^\circ C$													
9	INOT	See fig. 8	45	10/ 10	10/ 10	10/ 10	10/ 10	10/ 10	10/ 10	4.5 V 5.5 V	D _{IN} D _{IN}	10/ 10	ns
$T_C = +25^\circ C$	W _{RITE}		46	—	—	—	—	—	—	—	—	—	—
	W _{RITE} / W _{RITE}	See fig. 9	47	11/ 11	11/ 11	11/ 11	11/ 11	11/ 11	11/ 11	4.5 V 5.5 V	D _{IN} D _{IN}	11/ 11	—
			48	—	—	—	—	—	—	—	—	—	—
10													
11													

9/ Timing waveforms shown on figure 5 shall be applied while performing a WRITE/WRITE address complement pattern (see figure 9). This procedure ensures that the following parameters meet the specified limits:

Parameter	Limits Min	Device Type 06 Max	Unit	Parameter	Limits Min	Device Type 06 Max	Unit
t _{AVAH}	45	—	ns	t _{AVH}	35	—	ns
t _{AVV}	—	45	*	t _{GHAV}	5	—	*
t _{ELQV}	—	45	*	t _{ELVH}	35	—	*
				t _{AVML}	5	—	*
				t _{QVH}	30	—	*
				t _{QHDX}	5	—	*
				t _{DVWH}	25	—	*
				t _{ELOX}	3	—	*
				t _{QHQZ}	—	25	—
V _{IL}	0.0	—	V	V _{IL}	0.0	—	V
V _{IH}	2.2	—	*	V _{IH}	2.2	—	*
Output compare level	0.4	—		Output compare level	0.4	—	
V _{OL} V _{OH}	2.4	—		V _{OL} V _{OH}	2.4	—	
Read cycle timing							

Write Cycle timing

The output shall be loaded with the load specified on figure 6. If the test equipment limitations prevent the simultaneous application or verification of all the specified parameters, multiple executions of the algorithm may be required to effect the measurement of all dynamic parameters.

TABLE III. Group A inspection for device type 07. 1/

Subgroup	Symbol	MIL-STD-883 Case	1	2	3	4	5	6	7	8	9	10	11	12
		R	50 μ A											
1	V_{IC} (pos)	3022	1	50 μ A										
			2	5	6	7	8	9	10	11	12	13	14	15
			3	4	5	6	7	8	9	10	11	12	13	14
			4	5	6	7	8	9	10	11	12	13	14	15
			5	6	7	8	9	10	11	12	13	14	15	16
			6	7	8	9	10	11	12	13	14	15	16	17
			7	8	9	10	11	12	13	14	15	16	17	18
			8	9	10	11	12	13	14	15	16	17	18	19
			9	10	11	12	13	14	15	16	17	18	19	20
			10	11	12	13	14	15	16	17	18	19	20	21
			11	12	13	14	15	16	17	18	19	20	21	22
			12	13	14	15	16	17	18	19	20	21	22	23
			13	14	15	16	17	18	19	20	21	22	23	24
			14	15	16	17	18	19	20	21	22	23	24	25
			15	16	17	18	19	20	21	22	23	24	25	26
			16	17	18	19	20	21	22	23	24	25	26	27
			17	18	19	20	21	22	23	24	25	26	27	28
			18	19	20	21	22	23	24	25	26	27	28	29
			19	20	21	22	23	24	25	26	27	28	29	30
			20	21	22	23	24	25	26	27	28	29	30	31
			21	22	23	24	25	26	27	28	29	30	31	32
			22	23	24	25	26	27	28	29	30	31	32	33
			23	24	25	26	27	28	29	30	31	32	33	34
			24	25	26	27	28	29	30	31	32	33	34	35
			25	26	27	28	29	30	31	32	33	34	35	36
			26	27	28	29	30	31	32	33	34	35	36	37
			27	28	29	30	31	32	33	34	35	36	37	38
			28	29	30	31	32	33	34	35	36	37	38	39
			29	30	31	32	33	34	35	36	37	38	39	40
			30	31	32	33	34	35	36	37	38	39	40	41
			31	32	33	34	35	36	37	38	39	40	41	42
			32	33	34	35	36	37	38	39	40	41	42	43
			33	34	35	36	37	38	39	40	41	42	43	44
			34	35	36	37	38	39	40	41	42	43	44	45
			35	36	37	38	39	40	41	42	43	44	45	46
			36	37	38	39	40	41	42	43	44	45	46	47
			37	38	39	40	41	42	43	44	45	46	47	48
			38	39	40	41	42	43	44	45	46	47	48	49
			39	40	41	42	43	44	45	46	47	48	49	50
			40	41	42	43	44	45	46	47	48	49	50	51
			41	42	43	44	45	46	47	48	49	50	51	52
			42	43	44	45	46	47	48	49	50	51	52	53
			43	44	45	46	47	48	49	50	51	52	53	
			44	45	46	47	48	49	50	51	52	53		
			45	46	47	48	49	50	51	52	53			
			46	47	48	49	50	51	52	53				
			47	48	49	50	51	52	53					
			48	49	50	51	52	53						
			49	50	51	52	53							
			50	51	52	53								
			51	52	53									
			52	53										
			53											

See footnotes at end of device type 07.

TABLE III. Group A inspection for device type 07 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 method	Case no.	Test no.	Measured terminal					Test limits		Unit
					A7	A8	A9	A10	A11	A12	A13	
1 $T_C = +25^\circ C$	V_{IC} (pos)	3022	1							GND	A0	0.1
			2								A1	2.0
			3								A2	-
			4								A3	-
			5								A4	-
			6								A5	-
			7								A6	-
			8								A7	-
			9								A8	-
			10								A9	-
			11	50 μA							A10	-
			12								A11	-
			13								A12	-
			14								A13	-
			15									
			16									
			17									
	V_{IC} (neg)	3022	18								A0	-0.1
			19								A1	-2.0
			20								A2	-
			21								A3	-
			22								A4	-
			23								A5	-
			24								A6	-
			25								A7	-
			26								A8	-
			27								A9	-
			28								A10	-
			29								A11	-
			30								A12	-
			31								A13	-
			32									
			33									
			34									
Vol. 2/ VOL 4/	3007	35	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	DQ	0.4
	3006	36	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	DQ	4.0
I1IH	3010	37	GND	GND	GND	GND	GND	GND	GND	5.5 V	A0	1.0 μA
		38	"	"	"	"	"	"	"		A1	-
		39	"	"	"	"	"	"	"		A2	-
		40	"	"	"	"	"	"	"		A3	-
		41	"	"	"	"	"	"	"		A4	-
		42	"	"	"	"	"	"	"		A5	-
		43	"	"	"	"	"	"	"		A6	-
		44	"	"	"	"	"	"	"		A7	-
		45	"	"	"	"	"	"	"		A8	-
		46	"	"	"	"	"	"	"		A9	-
		47	5.5 V	"	"	"	"	"	"		A10	-
		48	GND	5.5 V	"	"	"	"	"		A11	-
		49	"	GND	5.5 V	"	"	"	"		A12	-
		50	"	"	GND	5.5 V	"	"	"		A13	-
		51	"	"	"	GND	5.5 V	"	"			
		52	"	"	"	"	GND	5.5 V	"			
		53	"	"	"	"	"	GND	5.5 V			

TABLE III. Group A inspection for device type 07 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Case method	Case R	1	2	3	4	5	6	7	8	9	10	11	12	13	14
		no.	Test no.	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	D _Q	WE	V _{SS}	TE	DIN		
T _C = +25°C	I _{IL} 6/	3009	54	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V						
		55	"	5.5 V	"	5.5 V	GND	"	"	"	"	"	"	"	"	"	"
		56	"	"	"	5.5 V	GND	"	"	"	"	"	"	"	"	"	"
		57	"	"	"	"	GND	"	"	"	"	"	"	"	"	"	"
		58	"	"	"	"	"	5.5 V	GND	"	"	"	"	"	"	"	"
		59	"	"	"	"	"	"	5.5 V	GND	"	"	"	"	"	"	"
		60	"	"	"	"	"	"	"	5.5 V	GND	"	"	"	"	"	"
		61	"	"	"	"	"	"	"	"	GND	"	"	"	"	"	"
		62	"	"	"	"	"	"	"	"	"	5.5 V	GND	"	"	"	"
		63	"	"	"	"	"	"	"	"	"	"	GND	"	"	"	"
		64	"	"	"	"	"	"	"	"	"	"	"	5.5 V	"	"	"
		65	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		66	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		67	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		68	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		69	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		70	"	"	"	"	"	"	"	"	"	"	"	"	"	"	"
		1.0HZ	3021	71	GND	5.5 V	5.5 V	GND	5.5 V	GND							
		1.0HZ	3021	72	GND	5.5 V	GND	"	GND	GND							
		I _{OLZ}	3020	73	5.5 V	GND	5.5 V	"	5.5 V	5.5 V							
		I _{OLZ}	3020	74	5.5 V	GND	5.5 V	"	GND	5.5 V							
		I _{CC1}	3005	75	GND	GND	"	"	5.5 V	GND							
		I _{CC2}	76	"	"	"	"	"	"	"	"	"	"	"	"	"	
		I _{CC3}	77	"	"	"	"	"	"	"	"	"	"	"	"	"	
		I _{CC4}	78	"	"	"	"	"	"	"	"	"	"	"	"	"	

2 Same tests, terminal conditions, and limits as for subgroup 1, except T_C = +125°C and V_{IC} tests are omitted.3 Same tests, terminal conditions, and limits as for subgroup 1, except T_C = -55°C and V_{IC} tests are omitted.

4	C _{in}	3012	79	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/
T _C = +25°C	Power down	80	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/
T _C = +125°C	Functional tests	81	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/

See footnotes at end of device type 07.

TABLE III. Group A inspection for device type 07 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Test method	Case R	Case 13	14	15	16	17	20	21	22	19	20	Measured terminal	Test limits	Unit
$T_C = +25^\circ C$	IIL 6/	3009	54	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	A0	-1.0	μA
		55	"	"	"	"	"	"	"	"	"	"	"	A1	"	"
		56	"	"	"	"	"	"	"	"	"	"	"	A2	"	"
		57	"	"	"	"	"	"	"	"	"	"	"	A3	"	"
		58	"	"	"	"	"	"	"	"	"	"	"	A4	"	"
		59	"	"	"	"	"	"	"	"	"	"	"	A5	"	"
		60	"	"	"	"	"	"	"	"	"	"	"	A6	"	"
		61	"	"	"	"	"	"	"	"	"	"	"	ME	"	"
		62	"	"	"	"	"	"	"	"	"	"	"	CE	"	"
		63	GND	"	"	"	"	"	"	"	"	"	"	DIN	"	"
10Hz	64	5.5 V	GND	"	"	"	"	"	"	"	"	"	"	A7	"	"
		65	5.5 V	GND	"	"	"	"	"	"	"	"	"	A8	"	"
		66	5.5 V	GND	"	"	"	"	"	"	"	"	"	A9	"	"
		67	5.5 V	GND	"	"	"	"	"	"	"	"	"	A10	"	"
		68	"	"	"	"	"	"	"	"	"	"	"	A11	"	"
		69	"	"	"	"	"	"	"	"	"	"	"	A12	"	"
		70	"	"	"	"	"	"	"	"	"	"	"	A13	"	"
10Hz	71	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	D _Q	10	"
	72	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
		"	"	"	"	"	"	"	"	"	"	"	"	D _Q	10	"
10Hz	73	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V _{CC} 7/	1200	"
	74	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	V _{CC} 8/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 9/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 10/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 11/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 12/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 13/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 14/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 15/	"	"
		"	"	"	"	"	"	"	"	"	"	"	"	V _{CC} 16/	"	"
2																
3																
4	C _{in}	3012	79	10/	10/	10/	10/	10/	10/	10/	10/	10/	10/	5.5 V All inputs	8	pF
8	Power down	80	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	11/	V _{CC}	3.0	V
	Functional tests	81	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	12/	D _Q	12/	V

TABLE III. Group A inspection for device type 07 - Continued. 1/

Subgroup	Symbol	MIL-R	Case	1	2	3	4	5	6	7	8	9	10	11	12
		STD-883	Case	1	2	3	4	5	8	9	10	11	12	13	14
		Method	Test	A0	A1	A2	A3	A4	A5	A6	DQ	WE	VSS	OE	DIN
9 $T_C = +25^\circ C$	t_{AVQV}	See fig. 8	<u>13/</u>												
10 $T_C = +25^\circ C$															
11 $T_C = +25^\circ C$															
12 $T_C = +25^\circ C$	I _{CCOP}	83	<u>14/</u>												

1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are as follows: V_C(pos) tests, the V_{SS} terminal shall be open; V_C(neg) tests, the V_{CC} terminal shall be open; ISS tests, the output terminals shall be open.

2/
 $V_{IL} = 0.8 V$; $V_{IH} = 4.0 V$.

3/
Contents of addressed cell shall be = data "0", $I_{OL} = 5 \text{ mA}$.

4/
 $V_{IL} = 0.8 V$; $V_{IH} = 3.0 V$.

5/
Contents of addressed cell shall be = data "1", $I_{OH} = -5 \text{ mA}$.

6/
The device manufacturer may, at his option, measure I_{IL} and I_{IH} at $+25^\circ C$ for each individual input or measure all inputs together.

7/
Random data pattern (data in memory established by power turn-on).

8/
All data are "1's" in memory.

9/
All data are "0's" in memory.

10/
See 4.4.1c.

11/
Power down test (PWDWN) terminal conditions shall be as follows:

a. Use timing parameters and limits specified on figure 5.

b. $V_{QL} < \frac{V_{CC}}{2}$; $V_{QH} > \frac{V_{CC}}{2}$

c. Use load specified on figure 6.

d. $V_{IL} = 0 V$; $V_{IH} = 4.5 V$.

e. The power down test shall be performed as follows:

(1) Power up RAM to $V_{CC} = 4.5 V$.

(2) Write topologically true checkerboard pattern into RAM memory array (see figure 4 and appendix).

(3) Reduce V_{CC} to $3.0 V$. All device inputs shall be reduced along with V_{CC} exercising special care to avoid latch-up.

(4) Maintain RAM at reduced voltage for 500 ms (0.5 second) minimum.

(5) Raise V_{CC} to $4.5 V$.

(6) Verify RAM contents to be unchanged from pattern written in (2) above.

(7) Repeat steps (1) through (6), except use the complement of the first checkerboard pattern.

TABLE III. Group A inspection for device type 07 - Continued. L

Subgroup	Symbol	MIL-STD-883 Method	Case	13	14	15	16	17	18	19	20	Measured terminal	Test limits unit
			Test no.	A ₇	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃			
T _C = +25°C	t _{ANQN}	See fig. 8	82	13/	13/	13/	13/	13/	13/	13/	4.5 V	Q _Q	150 ns
10													
11													
T _C = +25°C	I _{CCOP}		83	14/	14/	14/	14/	14/	14/	14/	5.5 V	V _{CC}	6 mA
12													

12/ Functional test terminal conditions shall be as follows:

- a. Use timing parameter and limits specified on figure 5.
- b. The output voltages shall be:

$$V_{OL} < \frac{V_{CC}}{2}; V_{OH} > \frac{V_{CC}}{2}$$

c. Use CK, CK, butterfly, spiral complement patterns.

d. Use load specified on figure 6.

e. V_{CC} = 4.5 V; V_{IL} = 0.8 V; V_{IH} = V_{CC} - 1.5 V.13/ Timing test terminal conditions shall be as follows:

- a. Use timing parameter and limits specified on figure 5.
- b. $V_{OL} < \frac{V_{CC}}{2}; V_{OH} > \frac{V_{CC}}{2}$
- c. Use CK, CK patterns.
- d. Use load specified on figure 6.
- e. V_{CC} = 4.5 V; V_{IL} = 0.8 V; V_{IH} = V_{CC} - 1.5 V.

14/ Operating current test (I_{CCOP}) terminal conditions shall be as follows:

- a. Use timing parameters and limits specified on figure 5.
- b. Use topologically true checkerboard pattern (see figure 4 and appendix).
- c. Use load specified on figure 6.
- d. V_{IL} = 0 V; V_{IH} = 5.5 V.

TABLE III. Group A inspection for device type 08. 1/

Subgroup	Symbol	MIL-STD-883 Case R	1	2	3	4	5	6	7	8	9	10	11	12
		MIL-STD-883 Case Z	1	2	3	4	5	6	7	8	9	10	11	12
		Test no.	A0	A1	A2	A3	A4	A5	A6	DQ	TE	VSS	TE	DIN
T _C = +25°C	V _C (pos)	3022	1	50 μA										
			2											
			3											
			4											
			5											
			6											
			7											
			8											
			9											
			10											
			11											
			12											
			13											
			14											
			15											
			16											
			17											
	V _C (neg)	3022	18	-50 μA										
			19											
			20											
			21											
			22											
			23											
			24											
			25											
			26											
			27											
			28											
			29											
			30											
			31											
			32											
			33											
			34											
Vol. 2/	3007	35	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	GND	4.5 V
V _{OH} 4/	3006	36	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
LIH 6/	3010	37	5.5 V	GND	5.5 V	GND								
		38												
		39												
		40												
		41												
		42												
		43												
		44												
		45												
		46												
		47												
		48												
		49												
		50												
		51												
		52												
		53												

See footnotes at end of device type 08.

TABLE III. Group A inspection for device type 08 - Continued. 1/

Subgroup	Symbol	Case R MIL-STD-883 Method	Test no.	A7	A8	A9	A10	A11	A12	A13	V _{CC}	Measured terminal			Test limits	Unit
												13	14	15	16	17
1	V _{IC} {pos}	3022	1								GND	A0	0.1	2.0	V	
			2									A1		
			3									A2		
			4									A3		
			5									A4		
			6									A5		
			7									A6		
			8									DE		
			9									CE		
			10									DIN		
			11	50 μA								A7		
			12	50 μA								A8		
			13	50 μA								A9		
			14	50 μA								A10		
			15	50 μA								A11		
			16	50 μA								A12		
			17									A13		
	V _{IC} {neg}	3022	18									A0	-0.1	-2.0		
			19									A1		
			20									A2		
			21									A3		
			22									A4		
			23									A5		
			24									A6		
			25									ME		
			26									CE		
			27									DIN		
			28									A7		
			29									A8		
			30									A9		
			31									A10		
			32									A11		
			33									A12		
			34									A13		
	V _{OL} 2/	3007	35	4.5 V	DQ	0.4	"									
	V _{OH} 4/	3006	36	4.5 V	DQ	0.4	"									
	I _{1H} 6/	3010	37	GND	5.5 V	A0	1.0	μA								
			38										A1	
			39										A2	
			40										A3	
			41										A4	
			42										A5	
			43										A6	
			44										CE	
			45										DIN	
			46										A7	
			47										A8	
			48										A9	
			49										A10	
			50										A11	
			51										A12	
			52										A13	
			53													

TABLE III. Group A inspection for device type 08 - Continued. 1/

Subgroup	Symbol	MIL-STD-883 Case	1	2	3	4	5	6	7	8	9	10	11	12	
		Method	Z	1	2	3	4	5	8	9	10	11	12	13	14
$T_C = +25^\circ C$	I _{II}	3009	54	GND	5.5 V	GND	5.5 V	5.5 V	5.5 V	5.5 V					
			55	5.5 V	5.5 V	GND	5.5 V	GND	"	"	"	"	"	"	
			56	"	"	"	"	"	"	"	"	"	"	"	
			57	"	"	"	"	"	"	"	"	"	"	"	
			58	"	"	"	"	"	"	"	"	"	"	"	
			59	"	"	"	"	"	"	"	"	"	"	"	
			60	"	"	"	"	"	"	"	"	"	"	"	
			61	"	"	"	"	"	"	"	"	"	"	"	
			62	"	"	"	"	"	"	"	"	"	"	"	
			63	"	"	"	"	"	"	"	"	"	"	"	
			64	"	"	"	"	"	"	"	"	"	"	"	
			65	"	"	"	"	"	"	"	"	"	"	"	
			66	"	"	"	"	"	"	"	"	"	"	"	
			67	"	"	"	"	"	"	"	"	"	"	"	
			68	"	"	"	"	"	"	"	"	"	"	"	
			69	"	"	"	"	"	"	"	"	"	"	"	
			70	"	"	"	"	"	"	"	"	"	"	"	
I _{Q2}		3021	71	GND	GND	GND	GND	GND	5.5 V	5.5 V	GND	5.5 V	GND	5.5 V	GND
I _{Q2}		3021	72	GND	GND	GND	GND	GND	5.5 V	GND	"	GND	"	GND	GND
I _{Q2}		3020	73	5.5 V	GND	5.5 V	"	5.5 V	5.5 V						
I _{Q2}		3020	74	5.5 V	GND	5.5 V	"	GND	"	GND					
I _{CC1}		3005	75	GND	"	"	"	5.5 V	GND						
I _{CC2}		76	"	"	"	"	"	"	"	"	"	"	"	"	"
I _{CC3}		77	"	"	"	"	"	"	"	"	"	"	"	"	"
I _{CC4}		78	"	"	"	"	"	"	"	"	"	"	"	"	"

2 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = +125^\circ C$ and VIC tests are omitted.

3 Same tests, terminal conditions, and limits as for subgroup 1, except $T_C = -55^\circ C$ and VIC tests are omitted.

4	$I_{C_{in}}$	3012	79	$\overline{10}/$										
$T_C = +25^\circ C$														
8	Power Function tests	80	$\overline{11}/$											
$T_C = +125^\circ C$														

See footnotes at end of device type 08.

TABLE III. Group A inspection for device type 08 - Continued. 1/

Subgroup	Symbol	Case no.	Test no.	Measured terminal				Test limits		Unit
				A7	A8	A9	A10	A11	A12	
$T_C = +25^\circ C$	I _{IL}	3010	54	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	μA
			55	"	"	"	"	"	"	"
			56	"	"	"	"	"	"	"
			57	"	"	"	"	"	"	"
			58	"	"	"	"	"	"	"
			59	"	"	"	"	"	"	"
			60	"	"	"	"	"	"	"
			61	"	"	"	"	"	"	"
			62	"	"	"	"	"	"	"
			63	GND	"	"	"	"	"	DIN
			64	5.5 V	GND	"	"	"	"	"
			65	5.5 V	5.5 V	GND	"	"	"	"
			66	"	"	5.5 V	GND	"	"	"
			67	"	"	"	5.5 V	GND	"	"
			68	"	"	"	"	5.5 V	GND	"
			69	"	"	"	"	"	5.5 V	GND
			70	"	"	"	"	"	"	"
T_{0HZ}	I _{0HZ}	3021	71	GND	GND	GND	GND	GND	GND	μA
			72	GND	GND	GND	GND	GND	GND	"
			73	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	μA
			74	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V	"
			75	GND	GND	GND	GND	GND	GND	"
I_{OLZ}	I _{OLZ}	3020	76	"	"	"	"	"	"	μA
			77	"	"	"	"	"	"	"
			78	"	"	"	"	"	"	"
I_{CC1}	I _{CC1}	3005	79	10/	10/	10/	10/	10/	10/	pF
			80	11/	11/	11/	11/	11/	11/	"
I_{CC2}	I _{CC2}	81	12/	12/	12/	12/	12/	12/	12/	V
I_{CC3}	I _{CC3}	81	12/	12/	12/	12/	12/	12/	12/	V
I_{CC4}	I _{CC4}	81	12/	12/	12/	12/	12/	12/	12/	V
		2								
		3								
$T_C = +25^\circ C$	C _{1n}	3012	79	10/	10/	10/	10/	10/	10/	μF
$T_C = +125^\circ C$	Power down functional tests	81	12/	12/	12/	12/	12/	12/	12/	μF

TABLE III. Group A inspection for device type 08 - Continued. 1/

Subgroup	Symbol	MIL-R STO-883 Method	Case no.	A ₀	A ₁	A ₂	A ₃	A ₄	A ₅	A ₆	D _Q	WE	V _{SS}	T _E	D _{IN}
9/ $T_C = +25^\circ\text{C}$	t _{AVQV}	See fig. 8	82	13/	13/	13/	13/	13/	13/	13/	13/	13/	GND	13/	13/
10/															
11/															

1/ Pins not designated may be "high" level logic, or "low" level logic. Exceptions are as follows: V_C(pos) tests, the V_{SS} terminals shall be open; V_C(neg) tests, the V_{CC} terminal shall be open; LSS tests, the output terminals shall be open.

2/ V_{IL} = 0.8 V, V_{IH} = 3.0 V.

3/ Contents of addressed cell shall be = data "0", I_{OL} = 5 mA.

4/ V_{IL} = 0.8 V; V_{IH} = 2.3 V.

5/ Contents of addressed cell shall be = data "1", I_{OH} = -5 mA.

6/ The device manufacturer may, at his option, measure I_{IL} and I_{IH} at +25°C for each individual input or measure all inputs together.

7/ Random data pattern (data in memory established by power turn-on).

8/ All data are "1's" in memory.

9/ All data are "0's" in memory.

10/ See 4.4.1c.

11/ Power down test (PWDNN) terminal conditions shall be as follows:

a. Use timing parameters and limits specified on figure 5.

b. V_{OL} ≤ 0.45 V; V_{OH} ≥ 2.4 V.

c. Use load specified on figure 6.

d. V_{IL} = 0 V; V_{IH} = 4.5 V.

e. The power down test shall be performed as follows:

(1) Power up RAM to V_{CC} = 4.5 V.

(2) Write topologically true checkerboard pattern into RAM memory array (see figure 4 and appendix).

(3) Reduce V_C to 2.0 V. All device inputs shall be reduced along with V_{CC} exercising special care to avoid latch-up. (see 4.5.)

(4) Maintain RAM at reduced voltage for 500 ms (0.5 second) minimum.

(5) Raise V_C to 4.5 V.

(6) Verify RAM contents to be unchanged from pattern written in (2) above.

(7) Repeat steps (1) through (6), except use the complement of the first checkerboard pattern.

TABLE III. Group A inspection for device type 08 - Continued. I/

Subgroup	Symbol	MIL-STD-883 method	Cases R	13	14	15	16	17	18	19	20	Measured terminal	Test limits unit
		Test no.	A ₇	A ₈	A ₉	A ₁₀	A ₁₁	A ₁₂	A ₁₃	V _{CC}		Min Max	
9 T _C = +25°C	t _{AVQV}	See fig. 8	82	13/	13/	13/	13/	13/	13/	13/	4.5 V	Q _Q	175 ns
10													
11													
12 T _C = +25°C	I _{CCOP}		83	14/	14/	14/	14/	14/	14/	14/	5.5 V	V _{CC}	6 mA
13/	Timing test terminal conditions shall be as follows:												
	a. Use timing parameter and limits specified on figure 5.												
	b. The output voltages shall be V _{OL} ≤ 0.45 V; V _{OH} ≥ 2.4 V.												
	c. Use ADDCOMP pattern (see appendix).												
	d. Use load specified on figure 6.												
	e. V _{CC} = 4.5 V; V _{IL} = 0.8 V; V _{TH} = 2.3 V.												
14/	Operating current test (I _{CCOP}) terminal conditions shall be as follows:												
	a. Use timing parameters and limits specified on figure 5.												
	b. Use topologically true checkerboard pattern (see figure 4 and appendix).												
	c. Use load specified on figure 6.												
	d. V _{IL} = 0.8 V; V _{TH} = 5.5 V.												

12/ ADDCOMP (Functional) test terminal conditions shall be as follows:

- a. Use timing parameter and limits specified on figure 5.
- b. The output voltages shall be V_{OL} ≤ 0.45 V; V_{OH} ≥ 2.4 V.
- c. Use ADDCOMP pattern (see appendix).
- d. Use load specified on figure 6.
- e. V_{CC} = 4.5 V; V_{IL} = 0.8 V; V_{TH} = 2.3 V.

13/ Timing test terminal conditions shall be as follows:


- a. Use timing parameter and limits specified on figure 5.
- b. V_{OL} ≤ 0.45 V; V_{OH} ≥ 2.4 V.
- c. Use MARCH pattern (see appendix).
- d. Use load specified on figure 6.

14/ Operating current test (I_{CCOP}) terminal conditions shall be as follows:


- a. Use timing parameters and limits specified on figure 5.
- b. Use topologically true checkerboard pattern (see figure 4 and appendix).
- c. Use load specified on figure 6.
- d. V_{IL} = 0.8 V; V_{TH} = 5.5 V.

Device types 01, 02, 04, 05, and 10

Case outline J




Case outline X

FIGURE 1. Terminal connections.

Device types 03, 06, 07, 08, and 09

Case outline R



Device types 03, 06, and 09

Case outline Y




FIGURE 1. Terminal connections - Continued.

Device types 07 and 08

Case outline Z








FIGURE 1. Terminal connections - Continued.

Device types 01, 04, 05, and 10FIGURE 2. Block diagrams.

Device type 02FIGURE 2. Block diagrams - Continued.

Device types 03, 06, and 09FIGURE 2. Block diagrams - Continued.

Device types 07 and 08FIGURE 2. Block diagrams - Continued.

Device types 01, 04, 05 and 10

Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O operation
Standby	H	X	X	High Z
Read	L	L	H	D _{out}
Read	L	H	H	High Z
Write	L	X	L	D _{in}

Read cycle

Device type 02

Inputs					Function
\overline{CE}	\overline{WE}	\overline{OE}	A	DQ	
H	X	X	X	Z	Memory disable
¬	H	X	V	Z	Cycle begins, addresses are latched
L	H	L	X	X	Output enable
L	H	L	X	V	Output valid
¬	H	X	X	V	Read accomplished
H	X	X	X	Z	Prepare for next cycle
¬	H	X	V	Z	Cycle ends, next cycle begins

Write cycle

Device type 02


\overline{CE}	\overline{WE}	\overline{OE}	A	DQ	Function
H	X	H	X	X	Memory disable
¬	X	H	V	X	Cycle begins, addresses are latched
L	L	H	X	X	Write period begins
L	¬	H	X	V	Data in is written
¬	H	H	X	X	Write completed
H	X	H	X	X	Prepare for next cycle
¬	X	H	V	X	Cycle ends, next cycle begins

FIGURE 3. Truth table.

Device types 03, 06, 07, 08, and 09


Mode	\overline{CE}	\overline{WE}	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	D _{out}	Active
Write	L	L	High Z	Active

FIGURE 3. Truth tables - Continued.

**NOTES:**

1. $V_{CC} = 5.0 \text{ V}$, $V_{SS} = 0 \text{ V}$.
2. $V_{IH} = 2.0 \text{ V}$ to V_{CC} , $V_{IL} = 0 \text{ V}$ to 0.8 V .
3. $f_x = \text{frequency applied to input terminal}$.
 $f_1 = \frac{f_0}{2}$, $f_2 = \frac{f_1}{2}$, -----, $f_{10} = \frac{f_9}{2}$


FIGURE 4. Burn-in and steady-state life test circuits.

**NOTES:**

$V_{CC} = 5.0$ V minimum at device pin
 V_{IL} minimum = 0.0 V
 V_{IH} maximum = 4.5 V
 $R = 47 \text{ k}\Omega \pm 10\%$
 Caps = $0.01 \mu F \pm 10\%$


$$\begin{array}{lll}
 F_0 = 100 \text{ kHz} = 10\% & F_5 = F_4/2 & F_{10} = F_9/2 \\
 F_1 = F_0/2 & F_6 = F_5/2 & F_{11} = F_{10}/2 \\
 F_2 = F_1/2 & F_7 = F_6/2 & F_{12} = F_{11}/2 \\
 F_3 = F_2/2 & F_8 = F_7/2 & F_{13} = F_{12}/2 \\
 F_4 = F_3/2 & F_9 = F_8/2 &
 \end{array}$$


FIGURE 4. Burn-in and steady-state life test circuits - Continued.

**NOTES:**

1. All resistor = $47 \text{ k}\Omega \pm 10\%$.
 $F_0 = 100 \text{ kHz} \pm 10\%$.
 $F_1 = F_0/2$, $F_2 = F_1/2$ $F_{16} = F_{15}/2$.
2. Burn-in voltage:
 $GND = 0 \text{ V}$.
3. Input voltage levels:
 $4.5 \text{ V} \leq V_{IH} \leq V_{CC}$
 $0 \text{ V} \leq V_{IL} \leq 0.8 \text{ V}$.

FIGURE 4. Burn-in and steady-state life test circuits - Continued.

FIGURE 4. Burn-in and steady-state life test circuits - Continued.

Device types 07 and 08


NOTE:

Numbers in parentheses are terminal numbers for
the F-6A flat package.

V_{CC} = 6.0 volts $\pm 10\%$
 $R = 27 \text{ k}\Omega$, 1/4 watt, 10%

$T_{Amax} = +135^\circ\text{C}$
Package: 20-lead DIP and 24-lead flat
package



FIGURE 4. Burn-in and steady-state life test circuits - Continued.



**NOTES:**



1. All pulse generators have the following characteristics:
 $V_{IL} = 0 \text{ V}$ to 0.8 V maximum; $V_{IH} = 4.5 \text{ V}$ minimum to V_{CC} maximum;
 $50\% \pm 15\%$ duty cycle and frequencies as specified in note 3.
2. Input frequencies are as follows:
 $F_0 = 100 \text{ kHz}$ minimum. $F_1 = F_0/2$, $F_2 = F_1/2$, $F_3 = F_2/2$,
 $F_4 = F_3/2$ $F_{14} = F_{13}/2$.
3. V_{CC} shall be high enough to insure 5.0 V minimum at the device V_{CC} terminal.


Dynamic burn-in and steady-state life

FIGURE 4. Burn-in and steady-state life test circuits - Continued.


Read cycle for device types 01, 04, 05, and 10Write cycle timing for device types 01, 04, 05, and 10FIGURE 5. Timing diagrams.

Read cycle timing for device type 02Write cycle timing for device type 02FIGURE 5. Timing diagrams - Continued.

Read cycle timing for device types 03, 06, and 09Write cycle timing for device types 03, 06, and 09FIGURE 5. Timing diagrams - Continued.


Read cycle timing for device types 07 and 08**NOTES:**

1. \overline{WE} is held high for entire cycle and D_{OUT} is ignored. Address is stable by the time \overline{CE} goes low and remains valid until CE goes high.
2. See figure 7 for test conditions.


Read cycle waveforms for device types 07 and 08**NOTES:**

1. \overline{WE} is high for entire cycle and D_{OUT} is ignored. \overline{CE} is stable prior to address becoming valid and after address becomes invalid.
2. See figure 7 for test conditions.

FIGURE 5. Timing diagrams - Continued.


Write cycle timing for device types 07 or 08**NOTES:**

1. In this mode, **CE** rises after **WE**. The address must remain stable whenever both **CE** and **WE** are low.
2. See figure 7 for test conditions.

SYNCHRONOUS OPERATION**NOTES:**

1. In this mode, **WE** rises after **CE**. if $t_{WLEL} \neq 0$ (**WE** low before **CE**) then **Dout** will remain in the high impedance state throughout the cycle. The address must remain stable whenever **CE** and **WE** are both low.
2. See figure 7 for test conditions.

FIGURE 5. Timing diagrams - Continued.

Device types 01, 05, and 06Device types 01 and 05


NOTE:
 $R_1 = 2.4 \text{ k}\Omega \pm 5\%$
 $R_2 = 140\Omega \pm 5\%$
 $C = 34 \text{ pF}$ including jig
 and probe capacitance

Device type 06

NOTE:
 $R_1 = 620\Omega \pm 5\%$
 $R_2 = 180\Omega \pm 5\%$
 $C = 30 \text{ pF}$ including jig
 and probe capacitance


Output load circuitFIGURE 6. Output load and switching time test circuits.

Device types 02, 03, 04, 09, and 10




NOTE: $C_L = 50 \text{ pF}$.

FIGURE 6. Output load and switching time test circuits - Continued.

FIGAURE 6. Output load and switching time test circuits - Continued.


Timing parameter	Description	Device type 07		Device type 08		Unit
		Min	Max	Min	Max	
tAVAV	Read cycle time	150	---	175	---	ns
tAVEL	Address setup time	0	---	0	---	ns
tAVQV	Address access time	---	150	---	175	ns
tELQV	Chip enable access time	---	150	---	175	ns
tELQX	Chip enable output enable time	20	---	40	---	ns
tEHQX	Chip disable output hold time	20	---	40	---	ns
tAXQX	Address invalid output hold time	40	---	60	---	ns
tEHQZ	Chip disable output disable time	---	25	---	50	ns
tAVAV	Write cycle time	150	---	175	---	ns
tELWH	Chip enable to end-of-write	100	---	125	---	ns
tWLWH	Write enable pulse width	75	---	100	---	ns
tAVWL	Address setup time	0	---	0	---	ns
tWHAX	Address hold time	20	---	25	---	ns
tDVVWH	Data setup time	75	---	100	---	ns
tWHDX	Data hold time	0	---	0	---	ns
tWLQZ	Write enable output disable time	---	25	---	50	ns
tWHQX	Write disable output enable time	0	---	---	---	ns
tAVWH	Address valid to end-of-write	100	---	125	---	ns
tAVEL	Address setup time	0	---	0	---	ns
tEHAX	Address hold time	0	---	0	---	ns
tAVEH	Address valid to end-of-write	100	---	125	---	ns
tELEH	Enable pulse width	100	---	125	---	ns
tWLEH	Write to end-of-write	100	---	125	---	ns
tDVVEH	Data setup time	75	---	100	---	ns
tEHDX	Data hold time	0	---	0	---	ns

FIGURE 7. Timing test conditions over operating temperature range.



- Step 1. Write the array with background data.
- Step 2. Read the array for background data.
- Step 3. Read address location zero for background data.
- Step 4. Apply a Write cycle while deselecting the device (verifies that a Write operation cannot be performed while the device is disabled).
- Step 5. Select the chip, and read address location zero for background data.
- Step 6. Repeat steps 3 through 5 for each address location (sequentially).
- Step 7. Repeat steps 1 through 6 with complement background data.

FIGURE 8. Not write pattern flow-chart.



DATA = 1 COMPLEMENT DATA = Ø FOR DEVICE TYPE 01
 DATA = 10101010 FOR DEVICE TYPE 02

COMPLEMENT DATA = 01010101

FIGURE 9. Write/write address complement flow-chart.

3.6.2 Correctness of indexing and marking. All devices shall be subjected to the final electrical test specified in table II after marking to verify that they are correctly indexed and identified by part number. Optionally, an approved electrical test may be devised especially for this requirement.

3.7 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 41 (see MIL-M-38510, appendix E).

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

4.1.1 Step coverage acceptance criteria. The step coverage acceptance criteria (class S microcircuits) of 3.7.1 of method 2018 should read, "Oxide steps. All four directional edges of every type of oxide step (contact window or other type of oxide step) shall be examined (refer to 3.4.2). A directional edge shall be unacceptable if any defect or combination of defects, excluding thinning, reduces the cross section area on either side of the directional edge. The metal shall not be thinned to less than 4,000 Å. For an oxide step (contact window or other type of oxide step) to be acceptable, all four directional edges must be covered with metallization (in accordance with 3.4.2) and be acceptable (in accordance with the preceding sentence) except in the cases described in 3.7.1a and 3.7.1b. Where all contact cuts are completely covered by metal, the metallization viewed from the normal viewing angle (refer to 3.4.1) will show evidence of contoured metal flow into the contact area. Verification of the actual step coverage shall be determined by cross sectioning an additional die from the same wafer or using a test die to show contact step coverage of 4,000 Å or more.

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. Delete the sequence specified in 3.1.9 through 3.1.13 of method 5004 and substitute lines 1 through 5 of table II herein.
- b. Burn-in (method 1015 of MIL-STD-883).
 - (1) Static test (test condition A) using the circuit shown on figure 4, or equivalent. Ambient temperature (T_A) shall be +125°C minimum. Test duration for the static test shall be 48 hours minimum for class S. The 48-hour burn-in may, at the manufacturer's option, be broken into two sequences of 24 hours each (static I and static II) followed by interim electrical measurements.
 - (2) Dynamic test (test condition D or E) using the circuit shown on figure 4, or equivalent. Test duration and temperature shall be in accordance with method 5004 of MIL-STD-883.
- c. Interim and final electrical parameters shall be as specified in table II herein.
- d. Post dynamic burn-in electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter measurements.
- e. The manufacturers of SOS devices shall use a high temperature stress test prior to the static burn-in. Conditions shall be static II, +125°C, supply voltage at 7 V ±0.5 V, and a duration of 48 hours minimum. A PDA of 15 percent shall be imposed. Devices need not be serialized prior to stress testing.

- f. At the manufacturer's option, class S visual inspection is to be performed in accordance with MIL-STD-883, method 2010, condition A, except as follows:
 - (1) High magnification inspection is performed at 100X to 300X on the high current area of the chip.
 - (2) Criteria 3.1.1.1 and 3.1.1.2 shall be replaced by criteria 3.2.1.1 and 3.2.1.2, respectively, however, the 75 percent of the original metal width over passivation step requirements shall be reduced to 50 percent, and underlying oxide must also be exposed.
 - (3) Criteria 3.1.1.7 shall apply to three areas, two opposite corners and one area in the center of sufficient complexity to assure general alignment and contact coverage, and shall consist only of the area in the immediate field of view.
 - (4) Criteria 3.1.3c shall be replaced by 3.2.3c. Cracks greater than 5 mils are rejected only if they point to or cross the scribe grid line.
 - (5) Burn-in testing shall be performed at an operating voltage of 7 V ±0.5 V, if this option is chosen.
- g. At the manufacturer's option, the class B visual inspection is to be performed in accordance with MIL-STD-883, method 2010, condition B, except as follows:
 - (1) Criteria 3.2.1.1 and 3.2.1.2 metallization scratches and voids, the 75 percent of the original metal width over passivation step requirements shall be reduced to 50 percent, and underlying oxide must also be exposed.
 - (2) Criteria 3.2.1.7 shall apply to three areas, two opposite corners and one area in the center of sufficient complexity to assure general alignment and contact coverage, and consist only of the area in the immediate field of view.
 - (3) Criteria 3.2.3c. Cracks greater than 5 mils are rejected only if they point or cross the scribe grid line.
 - (4) Burn-in testing shall be performed at an operating voltage of 7 V ±0.5 V, if this option is chosen.

4.2.1 Percent defective allowable (PDA).

- a. The PDA for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in for all failures, with 3 percent maximum on functional failures for either burn-in. Static burn-in failures for the split sequence (where a split sequence procedure is used) shall be cumulative for determining PDA.
- b. If interim electrical parameter measurements are made to remove defective devices from the lot prior to the burn-in sequence, the number of devices that fail these measurements may be excluded from the PDA calculations for class S devices. Following this, pre and post burn-in electrical parameter measurements results shall be used as specified to compute PDA's.

- c. Those devices whose measured characteristics after burn-in exceed the specified delta (Δ) limits or specified electrical parameter limits are failures and shall be removed from the lot (see 3.5 and 4.5.3). The verified failures divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA or one device, whichever is greater.
- d. The PDA for class B devices shall be 5 percent for subgroup 1 failures after dynamic burn-in.

4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.3.1 Qualification extension. When authorized by the qualifying activity, for qualification inspection. If a manufacturer qualifies to a faster device type which is manufactured identically to a slower device type on this specification, the slower device may be part I qualified without further qualification testing. At the manufacturer's request, the slower device types will be added to the QPL.

4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510 and as specified herein. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:

- a. Tests shall be performed in accordance with table II herein.
- b. The following subgroups of table I of method 5005 of MIL-STD-883 shall be omitted:
 - (1) Class S devices: Subgroups 5, 6, and 7.
 - (2) Class B devices: Subgroups 5, 6, and 8.
- c. Subgroup 4 (C_i , C_o measurements) shall be measured only for initial qualification and after process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and V_{SS} at a frequency of 1 MHz and a signal amplitude not to exceed 50 mV rms. This test shall be performed using a fixed sample size of 25 devices and an acceptance number of zero.
- d. Subgroup 12 shall be added to the group A inspection requirements using an LTPD of 15 and shall consist of the procedures, test conditions, and limits specified in table III herein.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883 and as follows:

- a. Class S steady-state life test circuit of figure 4, or equivalent shall be used.
- b. Class S electrical test requirements shall be as specified in table II herein. Delta limits shall apply only to subgroup 5 of group B inspection and shall consist of tests specified in table IV herein.
- c. Steady-state life test for class S devices shall be in accordance with table IIa (subgroup 5) of method 5005 of MIL-STD-883, using a circuit submitted to the qualifying activity for approval. If the alternate burn-in conditions are used, the circuit on figure 4, or equivalent shall be used.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883, and as follows:

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Life test (method 1005 of MIL-STD-883) conditions, or equivalent.
 - (1) Test condition D or F as specified in 4.5.2 and figure 4, or equivalent.
 - (2) $T_A = +125^\circ\text{C}$ minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.

4.4.5 Group E inspection. Group E inspection is required only for the RHA devices and shall be performed in accordance with table V of method 5005 of MIL-STD-883, 4.5.6, and table VI herein.

4.4.6 Inspection of packaging. The inspection of packaging shall be as specified in MIL-M-38510.

4.5 Methods of inspection. Methods of inspection shall be specified in the appropriate tables and as follows.

4.5.1 Voltage and current. All voltages given are referenced to the microcircuit V_{SS} terminal. Currents given are conventional and positive when flowing into the referenced terminal.

4.5.2 Life test, burn-in, cooldown and electrical test procedures. When devices are measured at $+25^\circ\text{C}$ following application of the life or burn-in test condition, all devices shall be cooled to $+35^\circ\text{C}$ prior to removal of bias voltages. Any electrical tests required shall first be performed at -55°C or $+25^\circ\text{C}$ prior to any $+125^\circ\text{C}$ tests that are required.

4.5.3 Delta measurements. Delta measurements, as specified in table II, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IV herein.

TABLE IV. Delta limits at +25°C.

Parameters 1/	Limits		
	02, 03, 04, 09, 10	07, 08	01, 05, 06
I _{CC}	+30 μA	±30 μA	
V _{OL}	+60 mV	±40 mV	+60 mV
V _{OH}	-400 mV	±340 mV	-200 mV
I _{IL}	-500 nA	±100 nA	-50 nA
I _{IH}	+500 nA	±100 nA	+50 nA

1/ Conditions and mechanization of measurements shall be as specified in table III, subgroup 1.

4.5.4 Electrostatic discharge sensitivity (ESD) classification. Electrostatic discharge sensitivity (ESD) shall be performed in accordance with method 3015 of MIL-STD-883. ESD testing shall be measured for initial qualification and after process or design changes which may affect ESD classification. The option to categorize devices as ESD sensitive without performing the test is not allowed. Only those device types that pass (ESD) testing in accordance with method 3015 of MIL-STD-883 shall be considered as conforming to the requirements of this specification.

4.5.5 Quiescent supply current tests. When performing quiescent supply current measurements, the meter shall be placed so that all currents flow through the meter.

4.5.6 RHA testing. The RHA testing shall be performed in accordance with procedures and sampling specified in table V of method 5005 of MIL-STD-883 and herein:

- a. Before irradiation, selected samples shall be assembled in qualified packages and pass the governing electrical parameters (group A, subgroup 1 at +25°C).
- b. Radiation exposure shall be performed according to method 1019 of MIL-STD-883 with the devices biased in accordance with table V, and meet the group E end-point electrical parameters as defined in table I at +25°C ±5°C after exposure. The ionizing radiation exposure shall be 200 KRads (Si).

4.6 Data reporting. When specified in the contract or purchase order, a copy of the following data, as applicable, shall be supplied:

- a. Attributes data for all screening tests (see 4.2) and variables data for all static burn-in, dynamic burn-in, and steady-state life tests.
- b. A copy of each radiograph.
- c. The quality conformance inspection data (see 4.4).
- d. Parameter distribution data on parameters evaluated during burn-in.
- e. Final electrical parameters data.

TABLE V. Bias during exposure to radiation.

Device type	Pin connections V _{CC} (through a 1 k Ω to 60 k Ω resistor)	V _{SS} = GND	V _{CC} = 5 V dc
07	1, 2, 3, 4, 5, 6, 7, 8*, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19	10	20
08	1, 2, 3, 4, 5, 6, 7, 8*, 9, 11, 12, 13, 14, 15, 16, 17, 18, 19	10	20

* Output pins connected to voltage divider.




TABLE VI. Group E end-point electrical parameter limits for devices 07 and 08.

Test	Symbol	Conditions 1/ $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^{\circ}\text{C} < T_C < +125^{\circ}\text{C}$ unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Low level output voltage	V_{OL}	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 5.0 \text{ mA}$	07 08		0.4 0.4	V
High level output voltage	V_{OH}	$V_{CC} = 4.5 \text{ V}$ $I_{OH} = -5 \text{ mA}$	07 08	4.0 4.0		V
Input leakage current	I_{IH}	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 5.5 \text{ V}$	07 08		1.0 1.0	μA
Input leakage current	I_{IL}	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = \text{GND}$	07 08		-1.0 -1.0	μA
High impedance output leakage	I_{OHZ}	$V_{CC} = 5.5 \text{ V}$	07 08		10.0 10.0	μA
High impedance	I_{OLZ}	$V_{CC} = 5.5 \text{ V}$	07 08		-10.0 -10.0	μA
Standby supply	I_{CC}	$V_{CC} = 5.5 \text{ V}$	07 08		200 5	μA
Data retention supply voltage	V_{CCDR}	$V_{CC} = 3.0 \text{ V}$ minimum (see power down test in table III)	07 08	3.0 3.0		V
Operating current	I_{CCOP}	$T_C = +25^{\circ}\text{C}$, $V_{CC} = 5.5 \text{ V}$ $f = 1 \text{ MHz}$	07 08		6 6	mA
Data retention quiescent supply current	I_{CCDR}	$V_{CC} = 3.0 \text{ V}$, $I_O = 0$ $V_I = V_{CC}$ or GND	07 08		100 100	μA
Input capacitance	C_I	$V_{CC} = 5.5 \text{ V}$, $V_{IN} = V_{CC}$ or GND $f = 1 \text{ MHz}$	07 08		8 8	pF

See footnote at end of table.

TABLE VI. Group E end-point electrical parameter limits for devices 07 and 08 - Continued.

Test	Symbol	Conditions 1/ $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Address access time	t_{AVQV}	See table III	07 08	150 175		ns ns
Chip enable access	t_{ELQV}		07 08	150 175		ns ns
Read cycle time	t_{AVAV}		07 08	150 175		ns ns
Chip enable output time	t_{ELQX}		07 08	20 40		ns ns
Chip enable output disable	$t_{EHQZ_I/}$		07 08		25 50	ns ns
Chip enable pulse negative width	t_{ELEH}		07 08	100 125		ns ns
Chip disable output hold time	t_{EHQX}		07 08	20 40		ns ns
Address setup time	t_{AVEL}		07 08	0 0		ns ns
Address invalid output hold time	t_{AXQX}		07 08	40 60		ns ns
Write enable pulse width	t_{WLWH}		07 08	75 100		ns ns
Write enable pulse setup time	t_{WLEH}		07 08	100 125		ns ns
Address setup time	t_{AVWL}		07 08	0 0		ns ns
Chip enable to end-of-write	t_{ELWH}	See table III $I_0 = 0$, $V_I = V_{CC}$ or GND	07 08	100 125		ns ns

See footnote at end of table.

TABLE VI. Group E end-point electrical parameter limits for devices 07 and 08 - Continued.

Test	Symbol	Conditions 1/ $V_{SS} = 0 \text{ V}$, $V_{CC} = 5.5 \text{ V}$ $-55^\circ\text{C} < T_C < +125^\circ\text{C}$ unless otherwise specified	Device type	Limits		Unit
				Min	Max	
Write disable output enable time	t_{WHQX}	See table III		07 08	0 0	ns ns
Address valid to end-of-write	t_{AVWH}			07 08	100 125	ns ns
Address hold time	t_{WHAX}			07 08	15 25	ns ns
Address hold time	t_{EHAX}			07 08	0 0	ns ns
Address valid to end-of-write	t_{AVEH}			07 08	100 125	ns ns
Write enable output disable time	t_{WLQZ}			07 08	25 50	ns ns
Data setup time	t_{DVWH}			07 08	75 100	ns ns
Data hold time	t_{WHDX}			07 08	0 0	ns ns
Data setup time	t_{DVEH}			07 08	75 100	ns ns
Data hold time	t_{EHDX}			07 08	0 0	ns ns

1/ This parameter is guaranteed, but not tested.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. Microcircuits conforming to this specification are intended for original equipment design application and logistic support of existing equipment.

6.2 Ordering data. The acquisition document should specify the following:


- a. Complete part number (see 1.2).
- b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirement for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to the contracting activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- f. Requirements for product assurance options.
- g. Requirements for special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements shall not apply to direct purchase by or direct shipment to the Government.
- h. Requirements for JAN marking.

6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

V _{SS} - - - - -	Common or reference voltage mode.
V _{CC} - - - - -	Supply voltage.
A _{0-A₁₃} - - - - -	Address inputs, used to address 1 of 16,384/1 bit locations in static storage array.
CE- - - - -	Chip enable, used along with the write enable (WE) signal to control the states of the data in (D _{IN}) and data out (D _{OUT})/(D _Q) buses.
D _{OUT} /D _Q - - - - -	Data output.
D _{IN} - - - - -	Data input through which data is stored.
WE- - - - -	Write enable, used to select the Read or Write mode.
I _{CC} - - - - -	Supply current.


I _{IH} , I _{IL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Input leakage current.
I _{OHZ} , I _{OLZ}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	High impedance output leakage current.
V _{IL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Logical low input voltage.
V _{IH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Logical high input voltage.
V _{OL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Logical low output voltage.
V _{OH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Logical high output voltage.
C _i	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Input capacitance.
C _o	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Output capacitance.
t _{ELQV}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable access time.
t _{AVQV}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Address access time.
t _{EHQZ}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable to output disable.
t _{AVAV}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Read cycle time.
t _{AVQX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Output hold after address change.
t _{ELQX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable to output active.
t _{WLWH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Write pulse width.
t _{ELWH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable to end-of-write.
t _{DVWH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Data setup to end-of-write.
t _{WHDX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Data hold after end-of-write.
t _{AVWL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Address setup before write enable low.
t _{AVWH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Address setup to end-of-write.
t _{WHAV}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Write recovery time.
t _{TOLQV}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Output enable access time.
t _{TOLQX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Output enable to output active.
t _{OHQX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Output enable to output disable time.
t _{AVEL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Address to chip enable setup time.
t _{ELAX}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Address to chip enable hold time.
t _{TELEH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable pulse negative width.
t _{EHEL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Chip enable pulse positive width.
t _{WLEH}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Write enable pulse setup time.
t _{TELEL}	- - - - -	- - - - -	- - - - -	- - - - -	- - - - -	Read or Write cycle time.

6.3.1 Timing parameter abbreviations. All timing abbreviations use lower case characters with upper case character subscripts. The initial character is always t and is followed by four descriptors. These characters specify two signal points arranged in a "from-to" sequence that define a timing interval. The two descriptors for each signal point specify the signal name and the signal transition. Thus, the format is:



Signal definitions:
 A = Address
 DIN = Data in
 DOUT/D₀ = Data out
 WE = Write enable
 CE = Chip enable
 O = Output enable

Transition definitions:
 H = Transition to high
 L = Transition to low
 V = Transition to valid
 X = Transition to invalid or don't care
 Z = Transition to off (high impedance)



The example shows Write pulse setup time defined as tWLEH-time from Write enable low to Chip enable high.

Timing limits. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of views. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Waveforms

WAVEFORM SYMBOL	INPUT	OUTPUT
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.4 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the part number.

6.5 Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military device type	Generic-industry type
01, 04, 05	6116
02	6516
03, 09	65262
04, 10	65162
06	61C16
07	65C262RH
08	65T262RH

6.6 Handling. MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protective devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a. Devices should be handled on benches with conductive and grounded surfaces.
- b. Ground test equipment, tools, and operator.
- c. Handling of devices by the leads should be avoided.
- d. Devices should be stored in conductive foam or carriers.
- e. The use of plastic, rubber, or silk in MOS areas should be avoided.
- f. Relative humidity should be maintained above 50 percent, if practical.

6.7 Changes from previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

APPENDIX
FUNCTIONAL ALGORITHMS

10. SCOPE

10.1 Scope. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.

20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

30. ALGORITHMS.

30.1 Algorithm A (pattern 1).30.1.1 Address complement, data background = all "0's".

This pattern produces maximum address line noise. It is performed in the following manner:

- Step 1. Load memory with background data.
- Step 2. Read minimum address location.
- Step 3. Load minimum address location with "1".
- Step 4. Read maximum address location.
- Step 5. Load maximum address location with "1".
- Step 6. Read minimum address location +1.
- Step 7. Load minimum address location +1 with "1".
- Step 8. Read maximum address location -1.
- Step 9. Load maximum address location -1 with "1".
- Step 10. Repeat steps 2 through 9 until all address locations have been read and loaded with "1's".
- Step 11. Repeat steps 2 through 10 reading "1's" and loading "0's".
- Step 12. Read memory, all "0's".

30.2 Algorithm B (pattern 2).30.2.1 GALPAT (ping pong) data background = "0".

This pattern tests for performance sensitivities by testing all possible combinations of address and data out transitions. It is performed in the following manner:

- Step 1. Load memory with data background.
- Step 2. Write data complement in location 0 (test bit).
- Step 3. Alternately read test bit and each location in the array.
- Step 4. Write the test bit back to background data.
- Step 5. Repeat steps 2 through 4 with each location in the array.
- Step 6. Repeat steps 1 through 5 with complemented background data.

APPENDIX

30.3 Algorithm C (pattern 3).30.3.1 March data, data background = all "0's".

This pattern tests for address uniqueness and multiple selection. It is performed in the following manner:

- Step 1. Load memory with background data.
- Step 2. Read location 0.
- Step 3. Write data complement in location 0.
- Step 4. Read data complement in location 0.
- Step 5. Repeat steps 2 through 4 for all other locations in memory (sequentially).
- Step 6. Read data complement at location 0.
- Step 7. Write data at location 0.
- Step 8. Read data at location 0.
- Step 9. Repeat steps 6 through 8 for all other locations in the memory (sequentially).
- Step 10. Repeat steps 1 through 9 with data background of all "1's".

30.4 Algorithm D (pattern 4).30.4.1 Data retention, data background = checkerboard.

This algorithm tests for data retention mode functionality. It is performed in the following manner:

- Step 1. Load memory with background data.
- Step 2. Set chip enable = V_{CC}.
- Step 3. Reduce V_{CC} and chip enable to minimum V_{DR}.
- Step 4. Pause for 200 ms.
- Step 5. Bring V_{CC} and chip enable back up and test for background data.
- Step 6. Repeat steps 1 through 5 with complemented background data.

30.5 Algorithm E (pattern 5).30.5.1 Checkerboard, checkerboard.

- Step 1. Load memory with a checkerboard pattern.
- Step 2. Read the memory, verifying the checkerboard pattern.
- Step 3. Load the memory with a checkerboard pattern.
- Step 4. Read the memory, verifying the checkerboard pattern.

30.6 Algorithm F (pattern 6).30.6.1 Butterfly.

- Step 1. Write a background pattern of "0's" throughout the memory.
- Step 2. Write a "1" (test bit) at the first location.
- Step 3. Read the test cell and the next sequential cell in the same row, then the test cell and the next sequential cell in the same column, until all cells have been tested in the same row and column as the test cell.
- Step 4. Rewrite the test cell to "0", write a "1" into the next cell which will become the test cell, then repeat the ping-pong row-column march.
- Step 5. After all cells have been used as test cells, repeat the test with complement data.

APPENDIX

30.7 Algorithm G (pattern 7).

30.7.1 Spiral complement.

- Step 1. Write a background pattern of "0's" in all cells.
- Step 2. Beginning at cell "0", write and read a diagonal of "1's" on the field of "0's".
- Step 3. Shift the diagonal one increment in the x-direction until each row has been used as a starting point of the diagonal and all cells within the diagonal have been tested.
- Step 4. Repeat the test with complement data.

CONCLUDING MATERIAL

Custodians:

Air Force - 17
Army - ER
Navy - EC

Review activities:

Air Force - 11, 19, 85, 99
Army - AR, MI
Navy - OS, SH, TD
DLA - ES

User activities:

Army - SM
Navy - AS, CG, MC

Preparing activity:

Air Force - 17

Agent:

DLA - ES

(Project 5962-1122)